Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Engineer Technical Lead

$186.9k - $267.7k

Cisco Systems

The application window is expected to close on: 09/01/2026Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.Meet the TeamThe Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms—like Silicon One—are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.Your ImpactParticipate in and contribute to chip architecture definition and discussions.Author design specifications and participate in micro-architecture specification reviews.Implement Verilog RTL to meet timing and performance requirements.Help define, evolve, and support our design methodology.Mentor junior engineers on performing project tasks and problem solving.Collaborate with the verification team to address design bugs and close code coverage.Work closely with physical design team to close design timing and place-and-route issues.Triage, debug, and root cause simulation, software bring-up, and customer failures.Perform diagnostic and post silicon validation tests in the lab.Minimum QualificationsBachelor’s degree in Electrical or Computer engineering and 8+ years of ASIC Design experience, or Master’s degree in Electrical Engineering or Computer Engineering and 6+ years of ASIC Design experience, or PhD in Electrical Engineering or Computer Engineering + 3 years in ASIC Design experience.Verilog/System Verilog programming experience.Interactive and waveform debug experience.Experience delivering ASIC designs from specification to tape-out.Experience in architecture and micro architecture development.Preferred QualificationsExperience resolving setup and hold timing violations with RTL modification.Scripting experience (Python, Perl, TCL, shell programming).Demonstrated ability in troubleshooting and debugging.Good written and verbal communication skills.Why Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Message to applicants applying to work in the U.S. and/or Canada:The starting salary range posted for this position is $186,900.00 to $267,700.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by CiscoNon-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employeesExempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the nextAdditional paid time away may be requested to deal with critical or emergency issues for family membersOptional 10 paid days per full calendar year to volunteerFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:.75% of incentive target for each 1% of revenue attainment up to 50% of quota;1.5% of incentive target for each 1% of attainment between 50% and 75%;1% of incentive target for each 1% of attainment between 75% and 100%; andOnce performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.The applicable full salary ranges for this position, by specific state, are listed below:New York City Metro Area:$186,900.00 - $307,800.00Non-Metro New York state & Washington state:$166,300.00 - $274,100.00* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.Job SummaryJob number: 2012543Date posted : 2026-07-28Profession: Product and EngineeringEmployment type: Full time

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the ASIC Design Engineer Technical Lead in San Jose, CA vacancy
  • $210.6k - $305.1k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ...QualificationsBachelor’s Degree in Electrical Engineering with 12 + years of Physical Design experience or Master’s Degree... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $183.8k - $263.6k

     ...full product development—from design to qualification to production...  ...Your ImpactParticipate in the ASIC design verification for Cisco high-end switching products.Lead, architect, develop, and maintain...  ...and discussions.Mentor junior engineers on performing project tasks... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $143.8k - $230k

     ...seeking a hands-on Principal Digital Design Engineer to serve as the Chip Lead for our next-generation silicon...  ...impact role, you will be the primary technical anchor responsible for the top-level...  ...of direct industry experience in ASIC/SoC digital design, with a proven track... 
    Suggested
    Full time
    Local area

    Broadcom

    San Jose, CA
    2 days ago
  • $168.8k - $241.2k

     ...other grow. Because full product development—from design to qualification to production—is within our...  ...the Silicon One development organization as an ASIC DFT STA Technical Lead. You are a detail-oriented STA engineer with strong analytical skills and a deep understanding... 
    Suggested
    Full time
    Temporary work
    Work experience placement
    Local area
    Flexible hours
    Shift work

    CISCO Systems

    Santa Clara, CA
    4 days ago
  • $183.8k - $263.6k

     ...Switching, Routing, and Wireless products. We design the networking hardware for Enterprises...  ...and testing some of the most complex ASICs being developed in the industry. Your ImpactAs an ASIC DFT - Emulation Technical Lead, you will play a critical role in driving... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $136k - $218.5k

    The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...will be involved in the microarchitectural design and RTL implementation of Adaptive SoC...  ...functional coverage.Work closely with test engineers to implement design-for-test (DFT) and...  ...EXPERIENCE:Proven background experiences in ASIC design.Knowledge of industry-standard on-... 

    AMD

    San Jose, CA
    10 hours ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation...  ...a highly skilled Senior ASIC Design Engineer to lead the design and development of advanced...  ....Mentor junior engineers and provide technical guidance on best practices in ASIC... 

    CyberCoders

    Santa Clara, CA
    10 hours ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has continuously reinvented itself over two decades. Our invention of the...  ...collaborative mindset—with a curiosity and passion for solving complex technical challenges.Why Join Us? This is an opportunity to apply... 
    Full time

    Nvidia

    Santa Clara, CA
    10 hours ago
  •  ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: AMD is looking for an ASIC Design STA engineer to contribute to the development of large SoCs, featuring multiple physical blocks and over 300 clock domains. The... 

    AMD

    San Jose, CA
    10 hours ago
  • $116k - $189.75k

    We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position offers the opportunity to have... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA's "AI for chip design" team, you will have the opportunity to tap into the unlimited potential of AI and change the... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...we advance your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU. As a...  ...architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON:A successful... 

    AMD

    Santa Clara, CA
    3 days ago
  • $116k - $189.75k

     ...a lasting impact on the world.At NVIDIA, our passion for innovative technology and dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU products. These products support everything from consumer graphics to self-driving cars... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $336k

     ...into intelligence, inspiring the world to learn, communicate and advance faster than ever.What’s Encouraged Daily:As a Senior ASIC Design Engineer and domain expert, you will perform logic design across the full ASIC lifecycle from specifications and microarchitecture to... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    4 days ago
  • $136k - $218.5k

     ...world. This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great,... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $157.3k - $212.8k

     ...Acceleration team you’ll be responsible for the design and optimization of hardware in our data...  ...technologies. We’re looking for an ASIC Design Eengineer to help us trail-blaze new...  ...job responsibilitiesAs an ASIC Design Engineer, you will:• Develop and implement high-performance... 
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  • $106.4k - $172.15k

     ...outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the...  ...firewall products meet or exceed industry-leading requirements for features,...  ...Expertise in SystemVerilog and UVM Technical strength in the following areas is... 
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    4 days ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software that accelerates innovation...  ...stacks enable us to take on technical challenges that have never...  .... We’re looking for an ASIC Design Eengineer to help us trail...  ...our team members develop your engineering expertise so you feel empowered... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  • $165k - $241.4k

     ...full product development—from design to qualification to production...  ...ImpactSet vision and strategy for ASIC verification methodology and...  ...and product lines.Serve as technical authority and mentor for verification...  ...excellence and innovation.Lead architecture and... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    1 day ago
  • $165k - $241.4k

     ...Switching, Routing, and Wireless products. We design networking hardware for enterprises,...  ..., and testing some of the most advanced ASICs in the industry.Your ImpactParticipate...  ...in electrical/computer science/computer engineering/related degree and 7+ years of related experience... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $140k - $229.8k

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:As a leading technology innovator, Qualcomm pushes the boundaries...  ...chip sets and is seeking Hardware Design engineers with solid ASIC design experience... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    2 days ago
  • $180k - $230k

     ...career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive their design from concept to silicon to their next car. Summary: As a Senior ASIC Verification Engineer, you will be responsible for all... 
    Flexible hours

    Ethernovia

    San Jose, CA
    14 hours ago
  • $165k - $241.4k

     ...Because full product development—from design to qualification to production—is within...  ...team provides a unique experience for ASIC engineers by combining the resources offered by a...  ...Effective documentation, problem-solving, and technical communication skills.Experience working... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    10 hours ago
  • $183.8k - $263.6k

     ...full product development—from design to qualification to production...  ...Impact:Define, design and verify ASIC and ASIC subsystems to be...  ...Contribute to a multi-disciplined engineering team to meet the power,...  ...developments.What You’ll Do: Leads the CDC/RDC (Clock Domain Crossing... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $210.6k - $305.1k

     ...Silicon One development organization as an ASIC implementation engineer in San Jose, CA. As a member of this...  ...chips.Your Impact:You will be the lead to drive the DFT/DFx and quality process...  ...for development of the comprehensive Design-for-Test (DFT) & DFx solutions and architectures... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $186.9k - $267.7k

     ...core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and...  ...developing and testing some of the most complex ASICs being developed in the industry.Your Impact:As a technical leader, you will own and drive end-to-end DFT flow... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Engineer Technical Lead. Be the first to apply!