Wireless MAC Design Engineer - RTL, Low Power ASIC
$126.8k - $220.9kApple Inc.
Apple Inc. in Sunnyvale, California is looking for a skilled engineer to develop MAC layer designs for wireless communication SoCs. The ideal candidate will have a BS degree in Electrical or Computer Engineering and a strong understanding of digital logic design. Responsibilities include preparing microarchitecture and RTL based on functional requirements and ensuring design cleanliness. Apple offers competitive base pay ranging from $126,800 to $220,900, along with comprehensive benefits and opportunities for stock ownership. #J-18808-Ljbffr Apple Inc.
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Wireless MAC Design Engineer - RTL, Low Power ASIC in Sunnyvale, CA vacancy
- ...Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions within the full ASIC development cycle....Suggested
$126.8k - $220.9k
Come join Apple’s wireless silicon... ...energy-efficient design and new technologies... ...coordinated engineering team. Description Develop MAC layer design for... ...writing area‑ and power‑efficient RTL that is... ...Experience in ASIC microarchitecture... ...Understanding of ASIC low power design...SuggestedRelocation$181.1k - $318.4k
...in Sunnyvale, California is seeking a Wireless Design Engineer to join their wireless silicon development team. This role involves RTL design of wireless MACs, creating specifications, and ensuring high performance low power ASIC designs. The ideal candidate should have...Suggested- NVIDIA Gruppe is seeking a Low Power Design/Verification ASIC Engineer for New College Grad 2026 in Santa Clara, California. This role involves collaboration with architecture, design, and software teams to establish power-management solutions for NVIDIA’s advanced products...Suggested
$176.3k - $264.5k
...Atheros, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary... ...a leading provider of wireless technologies for the... ...02.11x) technology, SOC Design, Low Power micro-architecture, Power... ...process from specification, RTL implementation,...SuggestedWork experience placementWork from home- ...industry player is seeking a skilled Physical Design Engineer to join their innovative team. In this... ...design strategies for multi-hierarchy low-power designs. Your expertise in RTL2GDSII... ..., and contribute to the integration of ASIC/SoC designs. If you have a passion for...Long term contractRemote work
Central Business Solutions
San Jose, CA3 days ago $125k - $145k
Job Title: Physical Design Engineer Salary Range: $125,000 - $145... ...and productize advanced RTL to GDS implementations through ASIC design flow. Lead the physical... ...for area, timing, and power at advanced technology... ...implementation of high-performance, low-power, manufacturable...Permanent employmentFull timeRelocation$187k - $311.4k
Qualcomm is seeking a Wireless Design Engineer in Santa Clara, CA. You will define specifications, develop RTL, and collaborate with hardware, RF, and firmware teams. Ideal candidates have extensive experience in software/hardware engineering and solid expertise in RTL...$181.1k - $318.4k
...Apple’s growing wireless silicon... ...energy efficient design and new technologies... ...vertically integrated engineering team, spanning... ..., Systems/PHY/MAC architecture and design, VLSI/RTL design and... ..., with optimal power and area trade‑... ...high performance low power ASIC design for...Relocation$100k - $166.75k
Low Power ASIC Engineer - New College Grad 2026 page is loaded## Low Power ASIC Engineer - New College Grad 2026locations: US, CA, Santa Claratime... ...impact on the world!We are now looking for an Low Power Design/Verification ASIC Engineer - New College Grad 2026. We...$126.8k - $220.9k
Join Apple's Wireless Connectivity team developing... ...WiFi SoCs that power hundreds of... ...production. As a Wireless Design Verification Engineer, you'll ensure... ..., protocols, low power... ...Experience with ASIC verification or complex... ...coverage analysis, and RTL simulation workflows...WorldwideRelocation- NVIDIA Corporation in Santa Clara is seeking a Low Power ASIC Engineer - New College Grad 2026. This role involves collaborating with architecture, design, and software teams while developing test infrastructures to verify NVIDIA products' power management solutions. Candidates...
- Position Overview We are looking for a Low Power Design/Verification ASIC Engineer - New College Grad 2026. The engineer will work with Low Power Architecture, Design, and Software teams to develop and verify power‑management solutions for NVIDIA’s GPU, SOC, and AI products...
$126.7k - $190.1k
..., Inc. Job Area Engineering Group, Engineering Group > ASICS Engineering General... ...provider of wireless technologies for... ...employ best‑in‑class Design and verification... ...‑architecture, RTL design, and... ...architectures, clock/power domain... ...peripheral subsystems Low Power design and...Work experience placementWork from homeNight shift$126.8k - $220.9k
...join Apple’s growing wireless silicon... ...energy-efficient design and new technologies... ...vertically integrated engineering team spanning RF/Analog... ..., Systems/PHY/MAC architecture and design, VLSI/RTL design and integration... ...area and power. Efficient low latency designs with...Relocation$128k - $312k
...Comprising brilliant engineers and visionaries, the team designs and develops... ...’s AI Hardware team powers the neural networks... ...paths within our custom ASICs. This role is located... ...deliver high‑quality RTL designs optimized for... .../25G/100G Ethernet, MAC/PHY layers, and IEEE...Hourly payFull timeTemporary workFlexible hours$128k - $312k
...innovation. Comprising brilliant engineers and visionaries, the team designs and develops advanced AI... ...Tesla's AI Hardware team powers the neural networks... ...team is looking for an ASIC RTL Design Engineer specializing... ..., and arbiters to ensure low‑latency, high‑bandwidth...Hourly payTemporary workFlexible hoursNight shift$110k - $300k
...Join to apply for the ASIC RTL/SoC Design Engineer role at TetraMem - Accelerate The World 2 weeks ago Be among the first 25 applicants... ...comprehend both internal and external requirements, conducting Power, Performance, and Area (PPA) analysis to optimize design trade...Full timeTetraMem - Accelerate The World
San Jose, CA3 days ago- ...Please look for design engineers with power analysis experience Verification engineers with power aware verification or low power design verification experience. ASIC/SOC power engineers with experience on tools like PTPX / RTL-A. • We are seeking a highly skilled...Contract work
Programmers.io
Sunnyvale, CA20 hours ago $181.1k - $318.4k
...groundbreaking Apple product!Apple’s Silicon Engineering Group (SEG) designs high-performance, low power microprocessors that power our... ..., iPad, Watch, Vision Pro, and Mac. We are looking for an... ...engineer to help drive architecture and RTL for world-class CPU power...Relocation$126.8k - $220.9k
Wireless PHY Design Verification Engineer Join Apple's Wireless Connectivity team developing state... ...of-the-art WiFi SoCs that power hundreds of millions of... ...strategies for high-rate, low-power, low-latency, and... ...communication systems. Knowledge of ASIC verification flows with...WorldwideRelocation- A leading mixed-signal IP company in Sunnyvale seeks a CMOS Mixed-Signal Circuit Design Engineer. This role involves designing advanced low-power and high-performance PLLs and PVT sensors. The ideal candidate will possess 1-2 years of experience in circuit design and a...
$126.8k - $220.9k
Apple Inc. is looking for a skilled engineer to develop signal processing designs for wireless communication SoCs. In this role, you will be responsible for RTL coding, design verification, and support in silicon bringup processes. Candidates should have a Bachelor’s degree...- A leading technology company is seeking a Cellular ASIC Design Engineer to develop and optimize the design and methodology for integrated circuits... ...background, with responsibilities including timing closure, power optimization, and collaboration with cross-functional teams....
- ...Gruppe is seeking a Senior SRAM Circuit Designer to work on advanced SRAM designs for... ...design challenges and create innovative, low-power circuits. Candidates should have at least... .... A Master's in Electrical or Computer Engineering is preferred. NVIDIA champions...
$147.4k - $272.1k
...group, you’ll help design our next-generation... ...high-performance, power-efficient system‑on... ...Pixel IP DMA Design Engineer in the Pixel IP team... ...performance and low power DMA engines that... ...and building RTL designs Working with... ...multimedia IP/SoC front‑end ASIC RTL design Tight‑...Relocation$116k - $189.75k
We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary... ...to drive Performance, Power and Area (PPA) improvements.... ...performance, area and power efficient RTL to achieve design targets.... ...Performance verification, low power or physical (synthesis...$160k - $220k
...purpose. About the role As an RTL Design / Microarchitecture Engineer, you will define and... ...performance, scalable, and power-efficient designs. What you... ...). Experience working in ASIC/SoC development... ...coherency). Familiarity with low-power design techniques (clock...$126.8k - $220.9k
...Apple’s growing wireless silicon... ...energy-efficient design and new technologies... ...vertically integrated engineering team spanning... ..., Systems/PHY/MAC architecture and design, VLSI/RTL design and... ...high performance, low power wireless SoCs.... ...center of the ASIC debug efforts,...Relocation$138k - $198k
...TPU technology that powers Google’s most demanding... ...control subsystem’s design micro‑architecture... ...SystemVerilog RTL to implement logic for ASIC products according to... ...degree in Electrical Engineering, Computer Engineering... ...grained clock gating for low‑power SoC...Full time
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Wireless MAC Design Engineer - RTL, Low Power ASIC. Be the first to apply!
Related searches
- data center design engineer Sunnyvale, CA
- senior design verification engineer Sunnyvale, CA
- ic design engineer Sunnyvale, CA
- cad design engineer solidworks Sunnyvale, CA
- physical design engineer Sunnyvale, CA
- semiconductor product engineer Sunnyvale, CA
- rfic design engineer Sunnyvale, CA
- sr. product engineer Sunnyvale, CA
- product engineer Sunnyvale, CA
- product design engineer Sunnyvale, CA