Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Packaging Design Engineer

Advanced Micro Devices Inc

ADVANCE YOUR CAREER. ADVANCE THE WORLD.At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them.AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward.THE TEAM:The AECG - Embedded Team builds and optimizes platforms for embedded and commercial applications, working across silicon, firmware, and software to deliver reliable, high‑performance solutions at scale.THE ROLE: The AMD Adaptive and Embedded Computing Group is seeking an experienced and self-motivated package design engineer. As a key member of the Package group, you will work across chip, technology and systems teams to define cost effective and high performance solutions.THE PERSON:This is a high visibility position working on multiple package families for the FPGA devices. The ideal candidate should have the ability to understand electrical requirements and translate to the proper package technology requirements that is cost effective and manufacturable. This role requires good communication skills to work with other teams and engineers at the various design centers to carry the projects from design start to signoff stages.KEY RESPONSIBILITIES:Use Cadence tools for design, modeling and simulations. Enable timely closure of designs by getting involved with pre-design negotiations with chip/system teams and take it to design sign off.Use analytical and simulation tools to define package/module design requirements (technology, stack-up, etc.) in the project conception stages and negotiate with chip/system teams on product specification.Conduct routing, stack-up & component placement studies in addition to completing the package design activities. Translate requirements (Design guidelines, technology, stack-up, manufacturing time etc) for various device packaging. Collaborate with PCB Layout Engineers to optimize the package ballmap and chip team to optimize the die size.Develop multi-signal package/module models over 50 GHz bandwidth and suitable test structures for model to measurement correlation. Come up with performance metrics for organic package technologies in order to design high speed chips and systems.Performing Power Integrity analysis for core as well as IO and generate power delivery network requirements with emphasis on model to measurement correlation.Develop scripts for checking package parameters across device families, maintain a database of electrical design guidelines and rules for IO and PDN package layout implementations.PREFERRED EXPERIENCE:Have a good understanding of various Organic/PCB technologies in order to interpret/negotiate layout guidelines.Package/PCB layout experience. Experience in high power, Gbs IO products is a plus.Current working Knowledge of Cadence package design tool is a must. knowledge of SKILL is a plus.Working knowledge of 2D/3D package design and modeling tools, such as Cadence, Ansys, AutoCAD etc.Knowledge on DoE, DFM/DFR is a plus.Good knowledge of SerDes design and package/PCB layout constraints.Mentor junior package designers in the group.ACADEMIC CREDENTIALS:Bachelor’s or Master's degree in EngineeringLOCATION: San Jose, CA ; San Diego, CA#LI-RW1#LI-HYBRIDBenefits offered are described: AMD benefits at a glance.AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.This posting is for an existing vacancy.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Packaging Design Engineer in San Jose, CA vacancy
  • $136k - $218.5k

     ...work. Come join the team and see how you can make a lasting impact on the world.NVIDIA's Advanced Package Engineering team sits at the intersection of cutting-edge chip design and the physical reality of getting silicon to product — and we're expanding it. As AI systems... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $152.5k - $219.2k

     .... Because full product development—from design to qualification to production—is within...  ...contribute to the development of complex ASIC package designs from early planning and...  ...industry within a highly collaborative engineering environment.Responsibilities:• Contribute... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $191.53k - $286.9k

     ...above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your ImpactPhotonic Fabric Systems Packaging design team drives advanced packaging and system validation design solutions for Photonic Fabric Business unit.What You Can... 
    Suggested
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    10 hours ago
  • $163k - $237k

    Develop physical package substrate design of large form-factor package for ML high-performance computers (HPCs).Develop and implement the methodology...  .../power integrity (SI/PI), thermal, and mechanical engineering teams to refine and optimize product package designs, test... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    10 hours ago
  •  ...delivered for millions of patients worldwide.We’re a team of engineers, clinicians, and innovators united by one purpose: to make...  ...Job DescriptionPrimary Function of PositionThe Medical Device Packaging Design Engineer is a critical engineering role responsible for the... 
    Suggested
    For subcontractor
    Local area
    Worldwide
    Flexible hours

    Intuitive Surgical

    Sunnyvale, CA
    1 day ago
  • $195k - $240k

     ...SoC products, delivering trusted embedded design innovation that shapes the way we live,...  ...Semiconductor Power Product Group, our packaging technology is where cutting-edge silicon...  ...are seeking a Senior Advanced Packaging Engineer to lead the development and integration... 
    Hourly pay
    Temporary work

    Renesas Electronics

    San Jose, CA
    12 days ago
  • $200k

    Role Overview We are looking for a Principal Packaging Engineer to own package architecture and development for Velaura’s next-generation SoCs...  ...silicon teams to co-optimize package, die, board, and system design for performance, power, cost, and manufacturability. ● Drive... 
    Full time
    Flexible hours

    Velaura

    Santa Clara, CA
    6 hours ago
  • $152.1k - $190.1k

     ...mission to advance the benefits of sustainable air mobility. We are designing, manufacturing, and operating an all-electric aircraft that...  ...teams across the company, we are hiring an Equipment Engineer. In this role, you’ll tackle ground-up equipment design under... 
    Local area

    Archer Aviation

    San Jose, CA
    1 day ago
  • $109.94k - $151.17k

     ...LinkedIn and X.Position OverviewWe seek a highly motivated Senior Packaging Engineer to drive package development and deployment within our New...  ...packaging solutions as part of the NPI pipelineDrive package design, qualification, and production readiness to meet performance,... 
    Permanent employment
    Full time
    For subcontractor
    Day shift

    Analog Devices

    San Jose, CA
    10 hours ago
  • $108k - $172.8k

     ...apply.Job Description:Broadcom is seeking an experienced package mechanical FEA engineer for very-large and complex packages for industry-leading...  ...a worldwide R&D team developing high-performance package designs for ASICs for artificial intelligence (AI), networking, high... 
    Full time
    Local area
    Worldwide

    Broadcom

    San Jose, CA
    2 days ago
  • $133.5k - $183.5k

     ...Materials is a global leader in materials engineering solutions used to produce virtually...  ...chip and advanced display in the world. We design, build and service cutting-edge equipment...  ...in the establishment and management of packaging suppliers and related processes and procedures... 
    Full time

    Applied Materials

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...looking for a highly motivated and self-starting Senior Circuit Design Engineer to join our dynamic and growing team. If you are interested...  ...highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • RFIC Design Engineer w/Power AmplifierCandidate will be part of a multi-discipline team developing PA, RF switches and front-end modules for the high volume and fast paced cellular handset market. Candidates will have opportunities to participate in all phase of the product... 

    MoTek Technologies

    San Jose, CA
    2 days ago
  • $168k - $258.75k

    The Senior Datacenter Power Design and Modeling Engineer leads cross-functional execution and modeling for data-center power-delivery programs. This role owns rack-level architecture definition and involvement, end to end power modeling and simulation for advanced Datacenter... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    The SCG Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation across silicon, package, board, and platform. This role bridges architecture, silicon, and platform — translating product noise targets into shipped... 
    Full time
    Live in

    Nvidia

    Santa Clara, CA
    1 day ago
  • $132k - $158k

    Job Title: Sr Packaging EngineerLocation: This position is based in our Campbell, California...  ...professional, this position support the design, development, validation,...  ...management of products. The Sr Packaging Engineer will collaborate closely with R&D, Quality... 
    Full time
    Contract work
    Work experience placement
    Local area

    Imperative Care

    Campbell, CA
    4 days ago
  • $136k - $212.75k

     ...To this purpose, we are now seeking a hard-working Senior Package Layout Engineer who is committed to making a difference in the world through...  ...will collaborate with Technical Package Lead and different design teams in the design and development of sophisticated, detailed... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...beyond. Together, we advance your career. THE ROLE:  As a Power Engineer in Networking Technology & Solutions Group, you will be...  ...and efficiency. You will be responsible for the innovation and design of board-level DC-DC power conversion and input protection. This... 

    AMD

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...of modern AI, positioning NVIDIA as a leader in this next wave of computing.We are now looking for a motivated Senior Circuit Design Engineer in Power Modeling and Simulation to join our dynamic and growing Circuits Solutions Group. If you are looking for a significant... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

    We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing Power Circuits Solutions Group. If you are...  ...with other System/Software Architects, Power Integrity /Packaging experts and Product and Process engineers to understand product... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...breakthrough technology takes more than great engineering—it takes a team of exceptional people...  ...Corporation is seeking a Senior IC Packaging Engineer to provide technical...  ...growing startup environment. This role is designed for a senior technologist who combines... 

    Axiado Corporation

    San Jose, CA
    4 days ago
  • $143.8k - $230k

     ...Account, please Sign-In before you apply. Job Description: Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide...  ...Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including... 
    Full time
    Local area
    Worldwide

    Broadcom

    San Jose, CA
    1 day ago
  • $182k - $319k

     ...this information over at least one piece of hardware that we designed, developed, manufactured or service. Celestica is the brand behind...  ...top 5 networking OEMs, and the top 3 non-X86 server providers engineering solutions for this generation and the next.Our customers... 
    Local area

    Celestica

    San Jose, CA
    3 days ago
  • $142k - $222k

     ...this information over at least one piece of hardware that we designed, developed, manufactured or service. Celestica is the brand behind...  ...top 5 networking OEMs, and the top 3 non-X86 server providers engineering solutions for this generation and the next.Our customers... 
    Night shift

    Celestica

    San Jose, CA
    4 days ago
  • $119.62k - $179.2k

     ...thrive, learn, and lead. Your Team, Your ImpactCelestial AI Systems and Packaging group is hiring a Package Integration Engineer to oversee packaging integration and vendor coordination from design to manufacturing. They'll define day-to-day priorities, guide build plans... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    4 days ago
  • $130.17k - $188.49k

     ...and on LinkedIn and X.We are looking for a highly motivated Packaging Engineer who will drive IC package and power module development activities...  ...embedded package and fan-out wafer-level package. IC package design: design and optimize IC packages for a wide range of ADI... 
    Permanent employment
    Full time
    Work experience placement
    For subcontractor
    Work at office
    Day shift
    Afternoon shift

    Analog Devices

    San Jose, CA
    1 day ago
  • $144k - $180k

     ...mission to advance the benefits of sustainable air mobility. We are designing, manufacturing, and operating an all-electric aircraft that...  ...applicationsCollaborate with key stakeholders such as CAE engineers, quality, testing, supply chain, and manufacturing to ensure success... 
    Local area

    Archer Aviation

    San Jose, CA
    4 days ago
  •  ...satellite AFEs using SystemVerilog language.Interface with analog design team and chip DV team to develop and support analog/mixed...  ...of SystemVerilog UDT/UDR nettype (using Cadence wreal or EEnet package)Familiar with analog circuits such as LDOs, TIAs, analog muxing... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    2 days ago
  • $208k - $416k

     ...and advance faster than ever.Department Overview:DRAM Engineering (DRAM Memory) focuses on designing and developing Micron’s industry leading dynamic...  ...training algorithms Familiarity with DRAM physical layout, packaging, and topology impactsExperience in benchmarking,... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    2 days ago
  • $140k - $170k

    DescriptionRole OverviewAs a Pixel Design Engineer within the Process R&D team, you will work on innovation in pixel architecture and process optimization. You will play a key role in advancing simulation methodologies, developing next-generation pixel technologies, and... 

    Omnivision Technologies

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Packaging Design Engineer. Be the first to apply!