Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Package Design Engineer

$195k - $240k

Renesas Electronics

Job Description

Job Description

Company Description

At Renesas Electronics, we are a global leader in microcontrollers, analog, power, and SoC products, delivering trusted embedded design innovation that shapes the way we live, work, and connect.

As a cornerstone of our Semiconductor Power Product Group, our packaging technology is where cutting-edge silicon meets real-world application. As the industry pivots toward AI/ML hardware, high-performance computing, automotive innovation, and advanced power architectures (including SiC and GaN), semiconductor packaging has evolved from a protective enclosure into a primary driver of system performance. Joining Renesas means you will be at the forefront of this evolution, designing the advanced packaging solutions that empower the next generation of global technology.

Job Description

We are seeking a Senior Advanced Packaging Engineer to lead the development and integration of next-generation packaging solutions for high-performance semiconductors and electronic products. This role will focus on advanced package architectures, assembly processes, thermal and mechanical reliability, and cross-functional collaboration with design, manufacturing, suppliers, and quality teams. The ideal candidate has deep expertise in semiconductor packaging technologies and a strong track record of bringing complex products from concept through qualification and high-volume production.

Responsibilities

  • Lead the design, development, and qualification of advanced semiconductor packaging solutions, including:
    • Flip-chip, Chip Embedding
    • Wafer-level packaging (WLP/FOWLP)
    • Panel-level packaging (laminate, molding)
    • 2.5D/3D packaging
    • System-in-package (SiP)
    • Ball grid array (BGA/CSP)
  • Define package architecture based on electrical, thermal, mechanical, reliability, and cost requirements.
  • Drive package technology selection and development for new product introductions.
  • Work closely with IC design, substrate, board, thermal, reliability, and manufacturing teams to ensure package compatibility and performance.
  • Oversee package layout reviews, stack-up definition, material selection, and interconnect strategy.
  • Perform and guide simulations and analysis related to:
    • Signal integrity / power integrity
    • Thermal performance
    • Mechanical stress / warpage
    • Design for manufacturability (DFM)
  • Develop assembly flows and process requirements for OSATs and manufacturing partners.
  • Lead package qualification activities, including DOE planning, failure analysis, and reliability testing.
  • Resolve packaging-related issues during NPI prototype builds, qualification, and production ramp.
  • Collaborate with suppliers and internal/external manufacturing partners on process improvements, material evaluation, and yield optimization.
  • Create and maintain package specifications, design rules, process documentation, and technical reports.
  • Mentor junior engineers and provide technical leadership across packaging initiatives.
Qualifications

Required

  • MSc or PhD degree in Electrical Engineering, Materials Science, Mechanical Engineering, Chemical Engineering, or related field.
  • 5+ years of experience in semiconductor packaging or advanced electronics packaging.
  • Strong knowledge of advanced packaging technologies, materials, and assembly processes.
  • Experience with package reliability testing and qualification standards.
  • Deep understanding of thermal, mechanical, and electrical interactions in package design.
  • Experience working with OSATs, substrate vendors, assembly houses, and semiconductor supply chains.
  • Ability to troubleshoot packaging failures and drive root cause/corrective action.
  • Strong project leadership and cross-functional communication skills.

Preferred

  • Master’s or PhD in a relevant engineering discipline.
  • Experience with power semiconductor devices and packaging including Si/SiC/GaN MOSFETS, Power Modules, Intelligent Power modules and their applications in consumer and industrial, automotive, performance computing.computing, AI/ML hardware or mobile products.
  • Hands-on experience with tools for package design and simulation such as:
    • Cadence Allegro Package Designer
    • Solid works
    • ANSYS
    • COMSOL
    • JMP / Minitab
  • Knowledge of JEDEC standards, IPC standards, and semiconductor qualification methods.
  • Experience in W2W, D2W, D2D 3D heterogeneous integration and chiplet-based packaging.

Additional Information

The base salary range $195,000 - $240,000 represents the good faith estimate of the hourly wage or salary range that the company reasonably expects to pay for this position at the time of hire. Actual compensation decisions are based on a variety of factors, including but not limited to geographic location, relevant experience, skillset, and internal equity.

Additional Rewards:

  • Short-Term Incentive (STI): This position is eligible to participate in the company's annual short-term incentive/bonus program, subject to company performance and individual achievements.
  • Long-Term Incentive (LTI): This role is eligible for a new-hire equity grant under the company's long-term incentive guidelines, subject to board approval and standard vesting schedules.

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier . With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Vacancy posted 22 days ago
Similar jobs that could be interesting for youBased on the Principal Package Design Engineer in San Jose, CA vacancy
  • $136k - $218.5k

     ...work. Come join the team and see how you can make a lasting impact on the world.NVIDIA's Advanced Package Engineering team sits at the intersection of cutting-edge chip design and the physical reality of getting silicon to product — and we're expanding it. As AI systems... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $152.5k - $219.2k

     .... Because full product development—from design to qualification to production—is within...  ...contribute to the development of complex ASIC package designs from early planning and...  ...industry within a highly collaborative engineering environment.Responsibilities:• Contribute... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $191.53k - $286.9k

     ...above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your ImpactPhotonic Fabric Systems Packaging design team drives advanced packaging and system validation design solutions for Photonic Fabric Business unit.What You Can... 
    Suggested
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    15 hours ago
  •  ...high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating...  ...Computing Group is seeking an experienced and self-motivated package design engineer. As a key member of the Package group, you will work across... 
    Suggested

    AMD

    San Jose, CA
    1 day ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: RTL Design, Verilog / SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed... 
    Principal

    CyberCoders

    Santa Clara, CA
    1 day ago
  • $182k - $319k

     ...at least one piece of hardware that we designed, developed, manufactured or service. Celestica...  ...and the top 3 non-X86 server providers engineering solutions for this generation and the...  ...the future together.The Senior Principal, Design Engineering will be responsible... 
    Principal
    Local area

    Celestica

    San Jose, CA
    3 days ago
  • $182.36k - $273.2k

     ...place to thrive, learn, and lead. Your Team, Your ImpactIn this role you’ll be a member of the Data Center Engineering business group. Our group owns the digital design of high performance mixed signal ICs used in high speed interconnects in hyperscaler data centers. These... 
    Principal
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    4 days ago
  • $184k - $274k

     ...this information over at least one piece of hardware that we designed, developed, manufactured or service. Celestica is the brand behind...  ...top 5 networking OEMs, and the top 3 non-X86 server providers engineering solutions for this generation and the next.Our customers... 
    Principal
    Night shift

    Celestica

    San Jose, CA
    4 days ago
  •  ...ultra-low power consumption, high radix, compact chip-scale design, offering hyperscale data centers enhanced performance,...  ...and scalability. Job Overview We are seeking a Systems Packaging & Assembly Engineer to lead the development and integration of advanced packaging... 
    Principal
    Contract work

    nEye.ai

    Santa Clara, CA
    19 days ago
  • $210.87k - $329.86k

     ...SummaryWe are seeking a high-impact, visionary Senior Principal AI Engineer to architect, design, and oversee the next generation of our enterprise hardware...  ...(STI) compensation only. A comprehensive benefits package is offered in addition to this range.The range... 
    Principal
    Temporary work
    Work at office
    Local area
    Worldwide
    Shift work

    Celestica

    San Jose, CA
    4 days ago
  •  ...That’s where we come in. We combine deep engineering expertise with global-scale...  ...DescriptionESSENTIAL DUTIES AND RESPONSIBILITIES:Designer will be responsible for the design of high...  ...Stock Unit Awards.We offer a comprehensive package of benefits including paid vacation time... 
    Principal
    Temporary work
    Immediate start
    Remote work
    Worldwide
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    2 days ago
  • $136.5k - $253.5k

     ...world of technology.Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise...  ...Requirements/Qualifications: BS degree in Electrical Engineering with a minimum of 7 years of experience OR MS with a minimum of... 
    Principal
    Full time

    Cadence Design Systems

    San Jose, CA
    15 hours ago
  • We are seeking a highly motivated Chiplet Package Design Engineer to drive the development of advanced packaging solutions for next-generation semiconductor products. This role focuses on 2.5D and 3D heterogeneous integration , enabling high-performance computing, AI, networking... 
    Full time

    Rapidus Corporation US

    Santa Clara, CA
    1 day ago
  • $154.68k - $231.7k

     ...advanced and highly complex SoCs, from architecture and design all the way through layout, packaging, prototype validation and production ramp up.The...  ...complex Subsystem hardening Working with Senior and Junior engineers to deliver reference floorplan, fully synthesized,... 
    Principal
    Permanent employment
    Full time
    Internship
    Work from home
    Relocation

    Marvell

    Santa Clara, CA
    10 hours ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: Design Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog... 
    Principal

    CyberCoders

    Santa Clara, CA
    1 day ago
  • $176k - $298k

     ...transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.As a Principal Design Engineer in the NVE Design Engineering Core group at Micron Technology, Inc., you will contribute to the development of memory... 
    Principal
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    4 days ago
  • $232k - $368k

     ...and join us today!NVIDIA's Mixed-Signal Design (MSD) Photonics team is building the next generation of co-packaged optical interconnects to power the...  ...AI supercomputers. We are looking for a Principal Photonics IC Design Engineer to serve as the technical lead owning our... 
    Principal
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $184.7k - $324.8k

     ...philosophy extends beyond the product to its packaging, where every detail is thoughtfully...  ...diverse group of people responsible for the design and execution of structural packaging...  ...degree with an emphasis in Mechanical Engineering, Packaging Science or related industry... 
    Relocation

    Apple Inc.

    Cupertino, CA
    1 day ago
  • Apple Inc. in Cupertino, CA, seeks a Packaging Design Engineer to lead packaging architecture from prototypes to mass production with sustainable materials. You will use 2D/3D CAD, perform materials, stress, and failure analyses, and collaborate across industrial design... 

    Apple Inc.

    Cupertino, CA
    1 day ago
  •  ...future of AI and beyond. Together, we advance your career. THE ROLE:  We are looking for a dynamic, energetic Lead / Principal Systems Design Engineer to join our growing team. As a key contributor to the success of AMD’s product, you will be part of a leading team to... 
    Principal

    AMD

    San Jose, CA
    15 hours ago
  • NVIDIA's Advanced Package Engineering team is expanding to deliver production-grade tooling for next-generation AI and HPC package designs. This role involves building flows and workflows for silicon and substrate design, collaborating with top engineers to optimize production... 

    NVIDIA AI

    Santa Clara, CA
    1 day ago
  • NVIDIA’s Advanced Package Engineering team seeks a Package Design Methodology Engineer (Finance) to design and implement VLSI tools for silicon and substrate design. You’ll develop user-friendly applications and scalable flows that validate package designs at multiple production... 

    Nvidia Corporation in

    Santa Clara, CA
    1 day ago
  • $142.8k - $274.8k

     ...MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud...  ....Good understanding of computer architecture and digital design fundamentalsExperience building UVM testbenches, managing regressions... 
    Principal
    Ongoing contract
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Santa Clara, CA
    10 hours ago
  • $230k

    Principal ASIC Engineering Lead (Physical Design OR STA)Up to $230k base, + 30% bonus plus around $800k-$1.2m in stocks which vests over 4 years. Total first...  ...across areas such as physical design, STA, DFT, and packaging and a passion for working on bleeding-edge AI and... 
    Principal

    CyberCoders

    San Jose, CA
    2 days ago
  • $148.32k - $203.94k

     ...minimum of 10 years of experience to lead the design and development of FPGA-based platforms...  ...design, MEMS design, systems and test engineering, validation, and production teamsDefine...  ...and highly competitive compensation package designed to attract top talent. The annual... 
    Principal

    SiTime

    Santa Clara, CA
    2 days ago
  •  ...We are seeking a visionary Senior Principal Software Engineer / Technical Staff Member to spearhead...  ...compensation only. A comprehensive benefits package is offered in addition to this range....  ...advancements. With deep expertise in design, engineering, manufacturing, supply... 
    Principal
    Temporary work
    For contractors
    Work at office
    Local area
    Worldwide
    Shift work

    Celestica

    San Jose, CA
    3 days ago
  •  ...Principal Design Verification Engineer Bright Vision Technologies is a forward-thinking software development company dedicated to building innovative solutions that help businesses automate and optimize their operations. We leverage cutting-edge technologies to create... 
    Principal
    Local area
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    1 day ago
  •  ...delivered for millions of patients worldwide.We’re a team of engineers, clinicians, and innovators united by one purpose: to make...  ...Job DescriptionPrimary Function of PositionThe Medical Device Packaging Design Engineer is a critical engineering role responsible for the... 
    For subcontractor
    Local area
    Worldwide
    Flexible hours

    Intuitive Surgical

    Sunnyvale, CA
    1 day ago
  • $163k - $237k

    Develop physical package substrate design of large form-factor package for ML high-performance computers (HPCs).Develop and implement the methodology...  .../power integrity (SI/PI), thermal, and mechanical engineering teams to refine and optimize product package designs, test... 
    Worldwide

    Google

    Sunnyvale, CA
    15 hours ago
  • NVIDIA's Advanced Package Engineering team seeks an experienced engineer to design and implement VLSI tools for silicon and substrate design, plus develop applications for project engineers with emphasis on maintainability and ease of use. You will craft flows and methodologies... 

    NVIDIA

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Package Design Engineer. Be the first to apply!