Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Package Design Engineer

$195k - $240k

Renesas Electronics

Job Description

Job Description

Company Description

At Renesas Electronics, we are a global leader in microcontrollers, analog, power, and SoC products, delivering trusted embedded design innovation that shapes the way we live, work, and connect.

As a cornerstone of our Semiconductor Power Product Group, our packaging technology is where cutting-edge silicon meets real-world application. As the industry pivots toward AI/ML hardware, high-performance computing, automotive innovation, and advanced power architectures (including SiC and GaN), semiconductor packaging has evolved from a protective enclosure into a primary driver of system performance. Joining Renesas means you will be at the forefront of this evolution, designing the advanced packaging solutions that empower the next generation of global technology.

Job Description

We are seeking a Senior Advanced Packaging Engineer to lead the development and integration of next-generation packaging solutions for high-performance semiconductors and electronic products. This role will focus on advanced package architectures, assembly processes, thermal and mechanical reliability, and cross-functional collaboration with design, manufacturing, suppliers, and quality teams. The ideal candidate has deep expertise in semiconductor packaging technologies and a strong track record of bringing complex products from concept through qualification and high-volume production.

Responsibilities

  • Lead the design, development, and qualification of advanced semiconductor packaging solutions, including:
    • Flip-chip, Chip Embedding
    • Wafer-level packaging (WLP/FOWLP)
    • Panel-level packaging (laminate, molding)
    • 2.5D/3D packaging
    • System-in-package (SiP)
    • Ball grid array (BGA/CSP)
  • Define package architecture based on electrical, thermal, mechanical, reliability, and cost requirements.
  • Drive package technology selection and development for new product introductions.
  • Work closely with IC design, substrate, board, thermal, reliability, and manufacturing teams to ensure package compatibility and performance.
  • Oversee package layout reviews, stack-up definition, material selection, and interconnect strategy.
  • Perform and guide simulations and analysis related to:
    • Signal integrity / power integrity
    • Thermal performance
    • Mechanical stress / warpage
    • Design for manufacturability (DFM)
  • Develop assembly flows and process requirements for OSATs and manufacturing partners.
  • Lead package qualification activities, including DOE planning, failure analysis, and reliability testing.
  • Resolve packaging-related issues during NPI prototype builds, qualification, and production ramp.
  • Collaborate with suppliers and internal/external manufacturing partners on process improvements, material evaluation, and yield optimization.
  • Create and maintain package specifications, design rules, process documentation, and technical reports.
  • Mentor junior engineers and provide technical leadership across packaging initiatives.
Qualifications

Required

  • MSc or PhD degree in Electrical Engineering, Materials Science, Mechanical Engineering, Chemical Engineering, or related field.
  • 5+ years of experience in semiconductor packaging or advanced electronics packaging.
  • Strong knowledge of advanced packaging technologies, materials, and assembly processes.
  • Experience with package reliability testing and qualification standards.
  • Deep understanding of thermal, mechanical, and electrical interactions in package design.
  • Experience working with OSATs, substrate vendors, assembly houses, and semiconductor supply chains.
  • Ability to troubleshoot packaging failures and drive root cause/corrective action.
  • Strong project leadership and cross-functional communication skills.

Preferred

  • Master’s or PhD in a relevant engineering discipline.
  • Experience with power semiconductor devices and packaging including Si/SiC/GaN MOSFETS, Power Modules, Intelligent Power modules and their applications in consumer and industrial, automotive, performance computing.computing, AI/ML hardware or mobile products.
  • Hands-on experience with tools for package design and simulation such as:
    • Cadence Allegro Package Designer
    • Solid works
    • ANSYS
    • COMSOL
    • JMP / Minitab
  • Knowledge of JEDEC standards, IPC standards, and semiconductor qualification methods.
  • Experience in W2W, D2W, D2D 3D heterogeneous integration and chiplet-based packaging.

Additional Information

The base salary range $195,000 - $240,000 represents the good faith estimate of the hourly wage or salary range that the company reasonably expects to pay for this position at the time of hire. Actual compensation decisions are based on a variety of factors, including but not limited to geographic location, relevant experience, skillset, and internal equity.

Additional Rewards:

  • Short-Term Incentive (STI): This position is eligible to participate in the company's annual short-term incentive/bonus program, subject to company performance and individual achievements.
  • Long-Term Incentive (LTI): This role is eligible for a new-hire equity grant under the company's long-term incentive guidelines, subject to board approval and standard vesting schedules.

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier . With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Principal Package Design Engineer in San Jose, CA vacancy
  •  ...We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation architecture. Requirement Advanced Chip Ownership: Proven track record of owning full-chip top-level integration... 
    Principal

    ACL Digital

    San Jose, CA
    6 hours ago
  • $129.4k - $247.8k

     ...Job Description Apply now Job Title: Principal Packaging Engineer Posting Start Date: 3/23/26 Job Location(s):...  ...Irvine CA. Responsibilities Working with IC design teams to define and implement the package requirements.... 
    Principal

    Skyworks Solutions

    San Jose, CA
    4 days ago
  • $142k - $222k

     ...Develop hardware solutions to be integrated into common platform designs including processors, high speed serial interfaces, NPUs, FPGAs...  ...with design, software/firmware, mechanical and thermal engineers. Lead the design of DC-DC switch-mode power supplies and component... 
    Principal
    Night shift

    Celestica

    San Jose, CA
    6 hours ago
  • $248.4k

     ...Job Description We are seeking a Principal Design Engineer, passionate individual with technical leadership capabilities to build complex system...  ...role is eligible for a comprehensive, competitive benefits package which may include healthcare, retirement plans, paid time off... 
    Principal
    Night shift

    Lattice Semiconductor

    San Jose, CA
    6 hours ago
  • $200k - $351k

     ...State/Province: California City: San Jose General Overview Functional Area: Engineering (ENG) Career Stream: Engineering (ENG) Role: Senior Principal (SPR) Job Title: Senior Principal, Design Engineering Job Code: SPR-ENG-DSGN Summary Thank you for checking us out! If... 
    Principal
    Local area

    Celestica

    San Jose, CA
    3 days ago
  •  ...Cadence Cadence is a pivotal leader in electronic design, building upon more than 30years of computational software expertise. The...  ...Position Requirements / Qualifications BS degree in Electrical Engineering with a minimum of 7 years of experience OR MS with a minimum of... 
    Principal

    Cadence Inc

    San Jose, CA
    6 hours ago
  • $190k - $270k

     ...Architecture & Development: Lead the hands‑on design and coding of RAG (Retrieval‑Augmented...  .... Build systems that allow hardware engineers to "query" complex design rules and legacy...  ...(STI)/ bonus. A comprehensive benefits package is offered in addition to this. Typical... 
    Principal
    Temporary work
    For contractors
    Work at office
    Shift work
    Night shift

    Celestica

    San Jose, CA
    3 days ago
  • $145.8k

     ...Job Description ESSENTIAL DUTIES AND RESPONSIBILITIES Designer will be responsible for the design of high performance analog and mixed...  ...Conditions for Restricted Stock Unit Awards. We offer a comprehensive package of benefits including paid vacation time; paid sick leave;... 
    Principal
    Temporary work
    Immediate start
    Remote work
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    1 day ago
  • $153k - $290k

     ...Design Verification Engineer GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world's most inspired technology companies. With a global manufacturing footprint... 
    Principal
    Local area

    GLOBALFOUNDRIES

    Santa Clara, CA
    6 hours ago
  • $158.6k - $317.8k

     ...to create scalable, secure, and user-friendly applications. As we continue to grow, we're looking for a skilled Principal Design Verification Engineer to join our dynamic team and contribute to our mission of transforming business processes through technology.... 
    Principal
    Local area
    Immediate start
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    6 hours ago
  • $158.6k - $237.6k

     ...Design Verification Engineer Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.... 
    Principal
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    6 hours ago
  • $180k - $230k

    Principal/Lead Design Engineer (DCDC) page is loaded## Principal/Lead Design Engineer (DCDC)remote type: Onsitelocations: San Jose, CAtime type:...  ...Location:* San Jose, CA*MPS offers a comprehensive benefits package. We provide health care coverage, dental and vision, 401(... 
    Principal
    Remote work
    Worldwide

    Monolithic Power Systems

    San Jose, CA
    3 days ago
  •  ...Principal Packaging Engineer At Alpha and Omega Semiconductor (AOS), we design, develop and globally supply a broad range of power semiconductors, including a wide portfolio of Power MOSFET, IGBT, IPM, TVS, GaN/SiC, Power IC and Digital Power products. You will find... 
    Principal
    Local area
    Overseas

    Alpha & Omega Semiconductor

    Sunnyvale, CA
    2 days ago
  • $175.8k - $312.2k

     ...with you! We're looking for a self-motivated, detail-oriented design engineer who is passionate about growing their career as well as the...  ...art in technology. This position will support Apple's Advanced Packaging with responsibilities in package design and design flow... 
    Relocation

    Apple

    Santa Clara, CA
    4 hours ago
  • $154k - $286k

     ...Post Silicon Memory Product Engineer At Cadence, we hire and develop leaders and innovators...  ...is a pivotal leader in electronic design, building upon more than 30 years of computational...  ...in SI/PI reviews for customer board/package implementation. Excellent problem-solving... 
    Principal

    Cadence Inc

    San Jose, CA
    3 days ago
  •  ...secured our first defense and commercial customers, and are preparing to scale the team 3X. The Role We’re looking for a Principal RFIC Design Engineer to join the core design team. You’ll design, simulate, and validate mmWave front‑end circuit blocks for our next‑... 
    Principal
    Work at office
    Flexible hours

    Oso Semiconductor

    Mountain View, CA
    6 hours ago
  • $139.9k - $274.8k

     ...Overview Join to apply for the Principal Design Engineer role at Microsoft . Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud... 
    Principal
    Work at office
    Local area
    Worldwide

    Microsoft Corporation

    Mountain View, CA
    6 hours ago
  • $164.8k - $226.6k

     ...Principal Product Engineer SiTime is the Precision Timing company. Timing is the heartbeat of all...  ...Engineering, Silicon Characterization, Circuit Design or MEMS Design are preferred....  ...fabrication processes, wafer-level packaging, or thin-film materials. Background... 
    Principal

    SiTime

    Santa Clara, CA
    6 hours ago
  • $142k - $222k

     ...this information over at least one piece of hardware that we designed, developed, manufactured or service. Celestica is the brand behind...  ...top 5 networking OEMs, and the top 3 non-X86 server providers engineering solutions for this generation and the next. Our customers... 
    Principal
    Night shift

    Celestica International LP

    San Jose, CA
    15 days ago
  • $210.87k - $329.86k

     ...Summary We are seeking a high-impact, visionary Senior Principal AI Engineer to architect, design, and oversee the next generation of our enterprise...  ...(STI) compensation only. A comprehensive benefits package is offered in addition to this range. The range described... 
    Principal
    Temporary work
    Work at office
    Local area
    Worldwide
    Shift work

    Celestica International LP

    San Jose, CA
    8 days ago
  • $190k - $240k

     ...what's next in electronics. This is a Principal Digital Engineer position for a qualified individual to...  .... The primary role is to architect, design and implement the digital and mixed...  ...employees with a competitive benefits package alongside their salary. More information... 
    Principal
    Temporary work
    Worldwide
    Flexible hours

    Renesas Electronics

    San Jose, CA
    1 day ago
  • $140k - $200k

     ...Kratos Microwave, Inc., a Kratos' company, is looking for a Principal RF Design Engineer 6 to work onsite at either their San Jose, CA facility or their Folsom, CA facility. Kratos Defense & Security Solutions, Inc. (NASDAQ:KTOS) develops and fields transformative, affordable... 
    Principal
    Full time
    Temporary work
    Work at office

    Kratos Defense

    San Jose, CA
    a month ago
  • $158.6k - $317.8k

     ...Position Title: Design Verification Engineer, Principal (Confidential Client) Location: Santa Clara, CA | Onsite Employment Type: Permanent Compensation Salary: $158,600 - $317,800/yr Variable Compensation: Base, bonus, RSUs, Refresher RSUs Position Summary... 
    Principal
    Permanent employment

    YK Solutions LLC

    Santa Clara, CA
    29 days ago
  • $138k - $317.8k

     ...Position Title: Principal, Design Verification Engineer, UAL and PCIe Subsystems (Confidential Client) Location: Santa Clara, CA | Onsite Employment Type: Permanent Compensation Salary: $138,000 - $317,800/yr Bonus: Base, bonus, RSU, refresher RSUs Position... 
    Principal
    Permanent employment

    YK Solutions LLC

    Santa Clara, CA
    29 days ago
  • $87.4k - $165k

     ...Position: Physical Design Engineer II (IC) Job Description: Job Responsibilities: Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals. Work closely with architects, RTL designers, and DFT engineers... 
    Hourly pay
    Full time
    Work experience placement

    Arrow Electronics, Inc.

    San Jose, CA
    4 hours ago
  •  ...of sustainable energy. Role We are seeking a Senior Product Design Engineer to lead the design and development of advanced structural enclosures...  ...CAE resources are limited. Develop comprehensive 2D drawing packages applying appropriate GD&T and conduct tolerance analyses to... 

    CertifID LLC

    San Jose, CA
    3 days ago
  •  ...Senior Packaging Engineer At Omnitron Sensors, our team of award-winning industry veterans is pioneering the next generation of MEMS devices...  ...who can lead and provide technical expertise for the design and implementation of novel optical MEMS packaging technologies... 
    Visa sponsorship

    Omnitron Sensors

    Santa Clara, CA
    6 hours ago
  • $164.8k - $226.6k

     ...minimum of 10 years of experience to lead the design and development of FPGA-based platforms...  ...design, MEMS design, systems and test engineering, validation, and production teams...  ...comprehensive and highly competitive compensation package designed to attract top talent. The... 
    Principal

    SiTime Corporation

    Santa Clara, CA
    12 days ago
  • $136k - $218.5k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible...  .... The team collaborates with the front design team to understand the clocking...  ...competitive salaries and a generous benefits package, we are widely considered to be one of the... 
    Work experience placement

    NVIDIA

    Santa Clara, CA
    7 days ago
  • $160k - $170k

     ...Senior Staff Packaging Engineer San Jose, California, United States $ 160,000.00 - 170,000.00 (US Dollar) About the job Senior Staff...  ...Engineer: Responsible for defining substrate/package design rules, process flow and material set for new automotive power... 
    Temporary work
    Work at office
    Worldwide

    Cyfle

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Package Design Engineer. Be the first to apply!