Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal FPGA Design Engineer

$164.8k - $226.6k

SiTime

About SiTimeSiTime is the Precision Timing company. Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit Job SummaryWe are seeking a seasoned FPGA Architect with a minimum of 10 years of experience to lead the design and development of FPGA-based platforms that support internal testing and validation of our precision, high-performance MEMS timing products. This role is critical to developing robust infrastructure for frequency measurement, low phase noise and low jitter characterization, production, and system-level validationResponsibilities:Architect and implement scalable FPGA solutions for internal hardware platforms used in MEMS timing product testingLead cross-functional technical initiatives involving CMOS design, MEMS design, systems and test engineering, validation, and production teamsDefine and drive system-level requirements, ensuring alignment across hardware, software, and test domainsOwn the full FPGA lifecycle: architecture, RTL design, simulation, synthesis, timing closure, and bring-upDevelop reusable IP blocks and maintain a modular, maintainable FPGA infrastructureChampion design reviews, documentation standards, and continuous improvement practicesProvide technical leadership and mentorship to junior engineers and influence strategic direction across multiple programsAct as a key technical liaison between engineering, product, and operations teams to ensure seamless integration and executionQualifications & Requirements :MS in Electrical Engineering, Computer Engineering, or related field10+ years of hands-on experience in FPGA architecture and development (Xilinx, Intel/Altera, or similar)Deep expertise in Verilog/VHDL, simulation tools (ModelSim, Vivado, etc.), and scripting (Python, TCL)Proven track record in designing systems with low jitter, low phase noise, and high signal fidelityStrong understanding of timing analysis, clock domain crossing, and high-speed interfaces (PCIe, DDR, SERDES)Experience with lab bring-up, debugging tools (logic analyzers, oscilloscopes), and test automationDemonstrated leadership in driving cross-functional initiatives and delivering complex technical programsExcellent communication, collaboration, and stakeholder management skills Preferred QualificationsExperience in MEMS or timing product domainsFamiliarity with hardware/software co-design and embedded systemsExposure to production test environments and ATE systemsExperience presenting technical strategies and outcomes to executive leadershipAt SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent. The annual base salary range for this role is $164,800.00 - $226,600.00. In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.Benefits offered : 401k plan, health and wellness that includes medical, dental, vision, life, parental leave, legal services, and time off plans.SiTime is an Equal Opportunity Employer. We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law. SiTime participates in the E-Verify program.Learn More about SiTime: Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique. Innovation on Top – Philosophies of Innovation with Rajesh VashistFabrication Knowledge – An Interview with Rajesh VashistSiTime Corporation – YouTube#LI-SITIME

Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the Principal FPGA Design Engineer in Santa Clara, CA vacancy
  •  ...Axiado, developing breakthrough technology takes more than great engineering—it takes a team of exceptional people who collaborate boldly,...  ...to apply and join us on this journey. Job DescriptionSenior FPGA Design Engineer position is your opportunity to join one of the... 
    Suggested

    Axiado Corporation

    San Jose, CA
    4 hours ago
  • $170.4k - $272.6k

     ...Test Division (MTD) seeks a motivated and technically driven FPGA Engineer to support the development of our growing portfolio of cutting...  ...memory technologies, combining state-of-the-art digital and analog designs, cutting-edge ASIC/FPGA technologies, liquid cooling, and high... 
    Suggested
    Flexible hours

    Universal Robots

    San Jose, CA
    3 days ago
  •  ...millions of patients worldwide.We’re a team of engineers, clinicians, and innovators united by one...  ...& ResponsibilitiesVerification of FPGA’s on daVinci systems for RTL functional correctnessStarting...  ...development UVMWork closely with the design team to review specifications and... 
    Suggested
    Local area
    Worldwide
    Flexible hours

    Intuitive Surgical

    Sunnyvale, CA
    5 days ago
  •  ...Santa Clara, CA. The position requires extensive experience in FPGA design and verification, particularly with System Verilog and UVM...  ...Candidates must have a Bachelor's or Master's degree in Electrical Engineering and over 10 years of relevant experience. This contract role... 
    Suggested
    Contract work

    CirrusLabs

    Santa Clara, CA
    5 days ago
  •  ...Job Description Job #216829 Chipton-Ross is seeking an FPGA Design Engineer for a contract opportunity in Sunnyvale, CA. BASIC QUALIFICATIONS (REQUIRED SKILLS/EXPERIENCE) Must have an active Secret Clearance Verifying FPGA and/or ASIC designs including... 
    Suggested
    Full time
    Contract work
    Local area
    Day shift

    Chipton-Ross

    Sunnyvale, CA
    3 days ago
  • $184k - $356.5k

     ...Security Researcher to tackle security challenges in cutting-edge chip technology. You will research vulnerabilities in SoC and GPU designs and develop innovative security tools and techniques. The ideal candidate should have a BS/BA in Computer Science or related and... 

    NVIDIA

    Santa Clara, CA
    5 days ago
  •  ...Our client is looking FPGA / RTL Design Engineer for Long term project in San Jose, CA (Onsite) Below is the detail requirement. Job Title: FPGA / RTL Design Engineer Location: San Jose, CA Job Description: FPGA/RTL Design Engineer to design... 

    Lorven Technologies

    San Jose, CA
    4 days ago
  • $188k - $325k

     ...service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s...  ...RTL design performance goalsPartner with a multi-functional engineering team to implement and validate physical design aspects of timing... 
    Principal
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    5 days ago
  • Job Description:Design cost effective controller with high performance, low power and small...  ...: - Master Degree in Electrical Engineering, Computer Science or Computer Engineering...  ...a PLUS. - Experience with Foundry, Post-Silicon, FPGA, DVT, SLT debug is a PLUS.#LI-DNI
    Principal
    Work experience placement

    Baidu

    Sunnyvale, CA
    1 day ago
  • $182k - $319k

     ...at least one piece of hardware that we designed, developed, manufactured or service. Celestica...  ...and the top 3 non-X86 server providers engineering solutions for this generation and the...  ...the future together.The Senior Principal, Design Engineering will be responsible... 
    Principal
    Local area

    Celestica

    San Jose, CA
    1 day ago
  •  ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: As a Principal CAD PCB Physical Design Engineer in the Network Technology Solutions Group, NTSG, you will be responsible for the PCB physical design and the technology... 
    Principal

    AMD

    Santa Clara, CA
    3 days ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: RTL Design, Verilog / SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed... 
    Principal

    CyberCoders

    Santa Clara, CA
    4 days ago
  • $142k - $222k

     ...this information over at least one piece of hardware that we designed, developed, manufactured or service. Celestica is the brand behind...  ...top 5 networking OEMs, and the top 3 non-X86 server providers engineering solutions for this generation and the next.Our customers... 
    Principal
    Night shift

    Celestica

    San Jose, CA
    2 days ago
  • $182.36k - $273.2k

     ...place to thrive, learn, and lead. Your Team, Your ImpactIn this role you’ll be a member of the Data Center Engineering business group. Our group owns the digital design of high performance mixed signal ICs used in high speed interconnects in hyperscaler data centers. These... 
    Principal
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago
  • $210.87k - $329.86k

     ...Americas Country: USA State/Province: California City: San Jose SummaryWe are seeking a high-impact, visionary Senior Principal AI Engineer to architect, design, and oversee the next generation of our enterprise hardware intelligence platform. In this role, you will be the... 
    Principal
    Temporary work
    Work at office
    Local area
    Worldwide
    Shift work

    Celestica

    San Jose, CA
    2 days ago
  •  ...accessible over time. That’s where we come in. We combine deep engineering expertise with global-scale manufacturing to deliver the...  ...of data.Job DescriptionESSENTIAL DUTIES AND RESPONSIBILITIES:Designer will be responsible for the design of high performance RF and... 
    Principal
    Temporary work
    Immediate start
    Remote work
    Worldwide
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    3 days ago
  • $136.5k - $253.5k

     ...world of technology.Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise...  ...Requirements/Qualifications: BS degree in Electrical Engineering with a minimum of 7 years of experience OR MS with a minimum of... 
    Principal
    Full time

    Cadence Design Systems

    San Jose, CA
    3 days ago
  • $100 per hour

     ...The selected candidate will be responsible for ASIC & FPGA verification on R&D program. This engineer will be a verification UVM expert. This engineer with have experience : -Verifying FPGA and/or ASIC designs including creating UVM verification environments, testbenches... 
    Remote work

    Precision Resources Company, Inc.

    Sunnyvale, CA
    2 days ago
  • $154.68k - $231.7k

     ...development of advanced and highly complex SoCs, from architecture and design all the way through layout, packaging, prototype validation and...  ...on complex Subsystem hardening Working with Senior and Junior engineers to deliver reference floorplan, fully synthesized, timing... 
    Principal
    Permanent employment
    Full time
    Internship
    Work from home
    Relocation

    Marvell

    Santa Clara, CA
    2 days ago
  • $250.6k - $362.6k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ...analysis outputs.Minimum QualificationsBachelor’s degree in Engineering and 15+ years of ASIC related experience, Master’s degree in Engineering... 
    Principal
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $176k - $298k

     ...transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.As a Principal Design Engineer in the NVE Design Engineering Core group at Micron Technology, Inc., you will contribute to the development of memory... 
    Principal
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    2 days ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs...  ...EDA verification tool flows (simulation, emulation/FPGA prototypes, static checks, formal) and manage regression... 
    Principal

    CyberCoders

    Santa Clara, CA
    4 days ago
  • $105k - $260k

     ...is building the highest-performance RISC-V CPUs on the planet—designed for data center, AI, and edge workloads, with real silicon, not...  ...integration. This is your opportunity to work alongside engineers who built iconic processors like the AMD K6 and the first 64-bit... 
    Principal
    Contract work
    Work at office

    Ventana Micro Systems

    Cupertino, CA
    4 hours ago
  •  ...future of AI and beyond. Together, we advance your career. THE ROLE:  We are looking for a dynamic, energetic Lead / Principal Systems Design Engineer to join our growing team. As a key contributor to the success of AMD’s product, you will be part of a leading team to... 
    Principal

    AMD

    San Jose, CA
    3 days ago
  • $230k

    Principal ASIC Engineering Lead (Physical Design OR STA)Up to $230k base, + 30% bonus plus around $800k-$1.2m in stocks which vests over 4 years. Total first year realistic income $450-500kLocations: San Jose, CA, Irvine, CA or Fort Collins, COIntroductionAre you a seasoned... 
    Principal

    CyberCoders

    San Jose, CA
    5 days ago
  • $158.6k - $237.6k

     ...thrive, learn, and lead. Your Team, Your ImpactAs part of the Design Verification Team at Marvell, you will verify all of the circuitry...  ...-art multi-core SoCs.• Transforming the requirements from the engineering teams into software tools that are both easy to use and... 
    Principal
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    4 days ago
  • $215k - $300k

     ...eventually people — move around the planet. We are a team of mission-driven engineers with experience across aerospace, robotics and self-driving cars working to make this future a reality.As a Sr. FPGA Design Engineer at Reliable Robotics you will be a part of the Embedded... 
    Permanent employment
    Casual work

    Reliable Robotics

    Mountain View, CA
    4 hours ago
  • $141.3k - $240.2k

     ...into R&D. Our expert teams of physicists, engineers, data scientists and problem-solvers work...  ...the movement towards advanced chip design, KLA's Global Products Group (GPG), which...  ...seeking an experienced and motivated Sr. FPGA Engineer to join our electrical engineering... 
    Minimum wage
    Full time
    Work experience placement
    Flexible hours

    KLA-Tencor

    Milpitas, CA
    2 days ago
  • $158.6k - $317.8k

     ...to create scalable, secure, and user-friendly applications. As we continue to grow, we're looking for a skilled Principal Design Verification Engineer to join our dynamic team and contribute to our mission of transforming business processes through technology.... 
    Principal
    Local area
    Immediate start
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    4 days ago
  •  ...computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs...  ...roadmap development for next-generation FPGA and Adaptive SoC platforms.Working across product planning, architecture, engineering, marketing, and applications teams, you... 

    AMD

    San Jose, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal FPGA Design Engineer. Be the first to apply!