Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior FPGA Design Verification Engineer

Intuitive Surgical

Company DescriptionIt started with a simple idea: what if surgery could be less invasive and recovery less painful? Nearly 30 years later, that question still fuels everything we do at Intuitive. As a global leader in robotic-assisted surgery and minimally invasive care, our technologies—like the da Vinci surgical system and Ion—have transformed how care is delivered for millions of patients worldwide.We’re a team of engineers, clinicians, and innovators united by one purpose: to make surgery smarter, safer, and more human. Every day, our work helps care teams perform with greater precision and patients recover faster, improving outcomes around the world.The problems we solve demand creativity, rigor, and collaboration. The work is challenging, but deeply meaningful—because every improvement we make has the potential to change a life.If you’re ready to contribute to something bigger than yourself and help transform the future of healthcare, you’ll find your purpose here.Job DescriptionRoles & ResponsibilitiesVerification of FPGA’s on daVinci systems for RTL functional correctnessStarting from test-planning to closing verification using coverage metricsHands-on testbench development UVMWork closely with the design team to review specifications and architecture, extract features, define verification plan & coverage modelWrite constrained random stimulus and Implement functional cover groupsDebugging failures, bug tracking, and analyze and close coverageQualificationsRequired Education, Skills & ExperienceAdvanced knowledge of HVL methodology (UVM)Expertise in HVL and HDL (SystemVerilog, Verilog)Experience defining coverage space and writing coverage modelsTeam player with excellent communication skills and the desire to take on diverse challengesExperience writing scripts in languages such as Perl/PythonSolid verification skills in problem solving, constrained random testing, and debuggingExperience with Emulation/FPGA prototyping and Formal is a plusExperience with ML-assisted flows, and agentic-AI automation frameworks to accelerate coverage closure, improve debug efficiency, and enhance overall verification throughputAdditional InformationDue to the nature of our business and the role, please note that Intuitive and/or your customer(s) may require that you show current proof of vaccination against certain diseases including COVID-19. Details can vary by role.Intuitive is an Equal Opportunity Employer. We provide equal employment opportunities to all qualified applicants and employees, and prohibit discrimination and harassment of any type, without regard to race, sex, pregnancy, sexual orientation, gender identity, national origin, color, age, religion, protected veteran or disability status, genetic information or any other status protected under federal, state, or local applicable laws.Mandatory NoticesU.S. Export Controls Disclaimer: In accordance with the U.S. Export Administration Regulations (15 CFR §743.13(b)), some roles at Intuitive Surgical may be subject to U.S. export controls for prospective employeeswho are nationals from countries currently on embargo or sanctions status.Certain information you provide as part of the application will be used for purposes of determining whether Intuitive Surgical will need to (i) obtain an export license from the U.S. Government on your behalf (note: the government’s licensing process can take 3 to 6+ months) or (ii) implement a Technology Control Plan (“TCP”) (note: typically adds 2 weeks to the hiring process). For any Intuitive role subject to export controls, final offers are contingent upon obtaining an approved export license and/or an executed TCP prior to the prospective employee’sstart date, which may or may not be flexible, and within a timeframe that does not unreasonably impede the hiring need. If applicable, candidates will be notified and instructed on any requirements for these purposes. We will consider for employment qualified applicants with arrest and conviction records in accordance with fair chance laws.Preference will be given to qualified candidates who do not reside, or plan to reside, in Alabama, Arkansas, Delaware, Florida, Indiana, Iowa, Louisiana, Maryland, Mississippi, Missouri, Oklahoma, Pennsylvania, South Carolina, or Tennessee.This position may be filled at a different job level than listed here depending on business need and/or on the selected candidate’s experience, knowledge and skills. Compensation will be based primarily on the job level at which the role is filled and the candidate’s qualifications, consistent with applicable law.We provide market-competitive compensation packages, inclusive of base pay, incentives, benefits, and equity. It would not be typical for someone to be hired at the top end of range for the role, as actual pay will be determined based on several factors, including experience, skills, and qualifications. The target compensation ranges are listed.SummaryType: Full-timeFunction: EngineeringExperience level: AssociateIndustry: Medical Device

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Senior FPGA Design Verification Engineer in Sunnyvale, CA vacancy
  • $163k - $237k

     ...programmable IPs.Drive verification excellence by...  ...testplans and coverage models designed to track, manage, and...  ...guide junior verification engineers on design verification...  ..., emulation, and FPGA prototyping.Experience...  ...and integration.As an Senior ASIC Design Verification... 
    Fpga
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $164.47k - $311.89k

     ...Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own...  ...tools (JasperGold, VC Formal, or similar) and emulation or FPGA-based verification; track record of combining formal and... 
    Fpga
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $134.39k - $201.3k

     ...sharing reusable components, verification environments, and knowledge across...  ...As part of the COE, you will design, verify, and deliver IP...  ...assertion coverageSupport emulation/FPGA validation and post-silicon...  ...’s degree in electrical engineering, Computer Engineering, or related... 
    Fpga
    Senior
    Permanent employment
    Internship
    Work from home
    Shift work

    Marvell

    Santa Clara, CA
    6 hours ago
  •  ...Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to...  ...verification (UPF), or formal verificationFamiliarity with FPGA/HAPS‑based validation and acceleration flowsUnderstanding of... 
    Fpga
    Senior

    AMD

    Santa Clara, CA
    4 days ago
  • $183k - $247.6k

     ...industries. We are seeking experienced Design Verification Engineers to build the next generation of our...  ...knowledge sharing and mentorship. Our senior members enjoy one-on-one mentoring. We...  ...verification platforms: UVM test bench, FPGA, emulator, software environments, and... 
    Fpga
    Senior
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    6 hours ago
  • $136k - $218.5k

    We are now looking for a Senior Verification Engineer!NVIDIA has been transforming computer graphics, PC...  ...development of NVIDIA multi-media IP designs with emphasis on first pass success.Collaborate...  ...management across HLS, Verilog, and FPGA simulationsPerformance testing and... 
    Fpga
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $163k - $236k

     ...estimation, and Field-programmable Gate Array (FPGA)/silicon bring-up.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a...  ...experience.8 years of experience with RTL design using Verilog/System Verilog and... 
    Fpga
    Senior
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and...  ...extend EDA verification tool flows (simulation, emulation/FPGA prototypes, static checks, formal) and manage regression... 
    Fpga

    CyberCoders

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

    We are looking for a Senior Verification Infrastructure Engineer to join the SoC verification team at NVIDIA. In this...  ...level Simulations, Emulation, FPGA prototyping, and C-model environments...  ...verification tooling.Collaborate closely with design, architecture, performance, and... 
    Fpga
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...Design Verification Engineer Responsibilities will include developing the verification environment; developing test plans and verifying the function of the ASIC/FPGA at both the full chip and block level. Skills: - Minimally, we are looking for someone with 1. Min... 
    Fpga

    Software Technology Inc

    Santa Clara, CA
    3 days ago
  • $141.91k - $200.34k

     ...Details:Job Description: Intel is seeking a Design Verification Engineer for the Silicon Chassis team. In this...  ...families. You will work closely with senior engineers to build and execute robust...  ...Formal, or similar) and emulation or FPGA-based verification- Exposure to RTL... 
    Fpga
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $192k - $279k

     ...seamlessly into complex silicon designs and multi-component...  ...clock domain crossing, formal verification, and unified power format checks...  ...-disciplinary and multi-site engineering groups to resolve architectural...  ...physical design.Knowledge of FPGA and emulation platforms.Be part... 
    Fpga
    Senior
    Worldwide
    Night shift

    Google

    Mountain View, CA
    6 hours ago
  • $136k - $218.5k

     ...seeking hardworking, motivated and creative Senior Verification Engineer for our Tegra SoC Memory Subsystem IP...  ...position, you will partner with the design and architecture teams to help make...  ...you will verify.Work with and enable FPGA and software teams to ensure that software... 
    Fpga
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    We are now looking for a Senior Logic Design Engineer! As part of the DGX FPGA Logic Team, you will take charge of a section of FPGA/CPLD development, focusing...  ...debug, synthesis, and timing closure. Supporting verification, implementation, system bring-up, and system-level... 
    Fpga
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on...  ...for the verification of complex FPGA designs, ensuring their functionality,...  ...description languages (e.g., VHDL, Verilog). Seniority level Mid-Senior level Employment... 
    Fpga
    Contract work

    CirrusLabs

    Santa Clara, CA
    2 days ago
  •  ...Clara, CA. The position requires extensive experience in FPGA design and verification, particularly with System Verilog and UVM methodologies....  ...must have a Bachelor's or Master's degree in Electrical Engineering and over 10 years of relevant experience. This contract role... 
    Fpga
    Senior
    Contract work

    CirrusLabs

    Santa Clara, CA
    4 days ago
  • $142.8k - $274.8k

     ...Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft...  ...SCHIE is responsible for design, development, manufacturing...  ...a Principal Silicon Design Verification Engineer to join the team.ResponsibilitiesOwn...  ...-silicon C test results with FPGA prototyping platforms to... 
    Fpga
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    4 days ago
  • $163k - $237k

    Verify designs using verification techniques and methodologies.Work cross-functionally to debug failures and verify the functional correctness...  ....Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field,... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $136k - $218.5k

    We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $163k - $237k

    Develop verification plans and test plans for digital intellectual properties (IPs) and subsystems...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...and subsystems.Experience working with design verification (DV) testbenches or... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Senior
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $183k - $247.6k

     ...research and development company that designs and engineers high-profile consumer electronics. Lab1...  ...will you help us create? The Role: As a Senior ASIC Design Engineer, you will be part...  ...domains and power domains- Knowledge of FPGA and emulation platforms- Knowledge of SoC... 
    Fpga
    Senior
    Work experience placement
    Local area
    Flexible hours

    Amazon

    Sunnyvale, CA
    4 days ago
  • $119.8k - $234.7k

     ...Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s...  ...AI Silicon Engineering (AISiE) SoC Design Verification team is instrumental in defining and...  ...infrastructure. We are looking for a Senior Design Verification Engineer to join the... 
    Senior
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    3 days ago
  • $135.9k - $201.13k

     ...and lead. Your Team, Your ImpactAs a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE -...  ...with experts in architecture, verification, physical design, and systems to deliver...  ...validation, including emulation, FPGA prototyping, and performance modeling... 
    Fpga
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago
  • $120k - $225k

     ...Description Job Description We’re hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs...  ...Preferred Qualifications Experience with emulation or FPGA prototyping for large-scale designs. Knowledge of coverage... 
    Fpga
    Senior

    Mythic

    Palo Alto, CA
    26 days ago
  •  ...possibilities of AI. Location:Hybrid, working onsite at our Santa Clara, CA headquarters 3 days per week.The role:Senior Staff Design Verification Engineer What you will do:We want to build a company and a culture that sustains the tests of time. We offer the candidate... 
    Senior
    3 days per week

    d-Matrix

    Santa Clara, CA
    4 days ago
  • $250k - $300k

     ...-speed inference.About The RoleAs a senior front-end design engineer, you will be a key part of the world...  ...collaborate closely with the design verification, physical design, software and system...  ...: Python, TCL.AssetsExperience with FPGA development toolchain, including... 
    Fpga
    Senior

    Cerebras Systems

    Sunnyvale, CA
    4 days ago
  •  ...Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background...  ...TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new... 
    Senior

    Infobahn Softworld

    Santa Clara, CA
    4 days ago
  • $220.92k - $311.89k

     ...accelerators. If you are an engineer with strong technical and communication...  ....Role OverviewAs a Lead Senior Design Engineer - AI SoC...  ...collaborate across architecture, verification, and physical design teams...  ...lint tools (Spyglass), and FPGA prototyping tools (Xilinx Vivado... 
    Fpga
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $163k - $237k

    Plan the verification of complex digital design blocks by understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance constrained-random verification environments using SystemVerilog and UVM... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior FPGA Design Verification Engineer. Be the first to apply!