Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

AI-Driven ASIC Physical Design Principal Engineer

$250.6k - $362.6k

Cisco Systems

The application window is expected to close on: 08/07/2026Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.Meet the TeamThe Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms—like Silicon One—are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.Your ImpactCollaborate with physical design teams to identify high-value automation targets: timing triage, Congestion root-cause analysis, floorplan suggestions.Evaluate and benchmark LLM-generated outputs against ground truth for Design QoR, timing impact, and sign-off compliance.Own the full developer loop: prototype eval production — with a focus on measurable design cycle reduction.Build agentic PnR workflows where Claude iterates autonomously on placement, routing, and timing constraints based on tool feedback loops.Create RAG pipelines that index internal PDKs, design rule documents, sign-off checklists, and runbooks for Claude to reference.Write and maintain Tcl bridge scripts that translate Claude's suggested fixes into executable EDA tool commands.Develop prompt architectures that accurately interpret STA timing reports, DRC logs, congestion maps, and power analysis outputs.Minimum QualificationsBachelor’s degree in Engineering and 15+ years of ASIC related experience, Master’s degree in Engineering and 12+ years of ASIC related experience, or PhD in Engineering and 7+ years of ASIC related experience.Experience with Python and effectively leveraging AI tools through accurate prompting to enhance productivity.Experience designing and building an MCP-based wrapper layer connecting Claude to live EDA tools (Innovus, ICC2, Calibre) for real-time copilot interactions.Experience developing EDA copilots or AI-assisted design tools, along with experience in Docker and containerized EDA environments.Experience with machine learning driven placement and routing (MLPD / ML-driven PnR), and OpenAI APIs (e.g., GPT-4o, o3) and vector databases such as Pinecone or WeaviatePreferred QualificationsExperience with RTL2GDSII flow and design tapeouts in 7nnm/5nm/3nm or below process technologies.Experience working with EDA tools like Innovus, Tempus/Primetime, Redhawk/Voltus or Calibre/Pegasus.Why Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Message to applicants applying to work in the U.S. and/or Canada:The starting salary range posted for this position is $250,600.00 to $362,600.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by CiscoNon-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employeesExempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the nextAdditional paid time away may be requested to deal with critical or emergency issues for family membersOptional 10 paid days per full calendar year to volunteerFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:.75% of incentive target for each 1% of revenue attainment up to 50% of quota;1.5% of incentive target for each 1% of attainment between 50% and 75%;1% of incentive target for each 1% of attainment between 75% and 100%; andOnce performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.The applicable full salary ranges for this position, by specific state, are listed below:New York City Metro Area:$250,600.00 - $416,900.00Non-Metro New York state & Washington state:$241,400.00 - $371,000.00* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.Job SummaryJob number: 2021186Date posted : 2026-08-03Profession: Product and EngineeringEmployment type: Full time

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the AI-Driven ASIC Physical Design Principal Engineer in San Jose, CA vacancy
  • $136k - $218.5k

     ...computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine”...  ...and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want... 
    Suggested
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    6 hours ago
  • $163k - $237k

    Participate in the Physical Design of complex blocks.Contribute to the...  ...'s degree in Electrical Engineering, Computer Engineering, Computer...  ...to shape the future of AI/ML hardware acceleration....  ...integration within AI/ML-driven systems. As an ASIC Physical Design Engineer,... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $230k

    Principal ASIC Engineering Lead (Physical Design OR STA)Up to $230k base, + 30% bonus plus around $800k-$1.2m in stocks which vests over 4 years. Total first...  ...packaging and a passion for working on bleeding-edge AI and high-performance silicon? Have you delivered enough... 
    Suggested

    CyberCoders

    San Jose, CA
    4 days ago
  •  ...that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems....  .... Together, we advance your career. THE ROLE: As a Principal CAD PCB Physical Design Engineer in the Network Technology Solutions Group, NTSG, you will... 
    Suggested

    AMD

    Santa Clara, CA
    2 days ago
  • $154.68k - $231.7k

     ...Across enterprise, cloud and AI, and carrier architectures, our...  ...complex SoCs, from architecture and design all the way through layout,...  ...ramp up.The SubSystem Physical Implementation Center of Excellence...  ...Working with Senior and Junior engineers to deliver reference floorplan... 
    Suggested
    Permanent employment
    Full time
    Internship
    Work from home
    Relocation

    Marvell

    Santa Clara, CA
    1 day ago
  • $120k - $250k

     ...mission is to make the world’s best AI models run as efficiently as allowed by physics, bringing the world years ahead...  ...is seeking silicon physical design engineers to join our team as we create best...  ...years of industry experience in ASIC Physical DesignGreat... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  • $106.4k - $172.15k

     ..., and Inclusion. We weave AI into the fabric of everything...  ...SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that...  ...sophisticated coverage-driven, constrained-random methodologies...  ..., national origin, physical or mental disability, political... 
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    1 day ago
  •  ...Physical Design Engineer - Location: San Jose OR Irvine, CA Our client develops...  ...processors capable of running AI workloads alongside bandwidth...  ...an experienced Senior SoC/ASIC Physical Design Engineer to...  ...EDA tool capabilities and ML‑driven optimizations to improve PPA... 
    Full time
    H1b
    Visa sponsorship
    Relocation package

    Gyga Force Co

    San Jose, CA
    1 day ago
  • $256.05k - $361.48k

     ...delighting our customers.The Physical Design Integration Engineer performs physical design...  ...compute, web services, HPC, and AI-accelerated systemsGood...  ...performanceExperience in: Logic Design, VLSI/ASIC Design, Computer...  ...segment through workload driven leadership products and... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Flexible hours
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $210.87k - $329.86k

     ...seeking a high-impact, visionary Senior Principal AI Engineer to architect, design, and oversee the next generation of...  ...models to simulate and validate physical hardware performance, enabling...  ...record of architecting and deploying AI-driven tools specifically tailored for the... 
    Temporary work
    Work at office
    Local area
    Worldwide
    Shift work

    Celestica

    San Jose, CA
    1 day ago
  •  ...the infrastructure behind the AI-driven data economy. As AI scales,...  ...we come in. We combine deep engineering expertise with global-scale...  ...DUTIES AND RESPONSIBILITIES:Designer will be responsible for the...  ...domestic partnership status), physical disability, mental... 
    Temporary work
    Immediate start
    Remote work
    Worldwide
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    2 days ago
  • $122.44k - $232.19k

     ...We work every single day to design and manufacture silicon products...  ...chips pioneered event-driven, sparse, and massively parallel...  ...will power the coming era of physical AI systems-beyond the reach of GPUs...  ...team, seeking physical design engineers passionate about innovation... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  •  ...generation computing experiences—from AI and data centers, to PCs, gaming...  ...ROLE: You will contribute to the ASIC (chip) design for high-performance network...  ...with the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success... 

    AMD

    Santa Clara, CA
    6 hours ago
  •  ...next-generation computing experiences—from AI and data centers, to PCs, gaming and...  ...career. THE ROLE: AMD is looking for an ASIC Design STA engineer to contribute to the development of large SoCs, featuring multiple physical blocks and over 300 clock domains. The candidate... 

    AMD

    San Jose, CA
    2 days ago
  • $116k - $166k

    Participate in the Physical Design (PD) of blocks for complex...  ...degree in Electrical Engineering, Computer Engineering,...  ...multiple-cycles of SoC in ASIC design.Experience...  ...to shape the future of AI/ML hardware acceleration...  ...within AI/ML-driven systems. As a Physical... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $136k - $218.5k

     ...group is looking for a top-notch ASIC engineer to join the team. The Team is...  ...collaborates with the front design team to understand the...  ...back end team to help craft the physical floorplan of the chip. The team...  ...deep learning ignited modern AI — the next era of computing.... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...computing experiences—from AI and data centers, to...  ...the microarchitectural design and RTL implementation...  ...analysis, verification, physical design integration, and...  ...Work closely with test engineers to implement design-for...  ...experiences in ASIC design.Knowledge of industry... 

    AMD

    San Jose, CA
    2 days ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan...  ...with architects, design leads, physical design leads and package leads, you will...  ...for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $116k - $189.75k

    We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers...  ...verification, low power or physical (synthesis/VLSI) design experienceScripting...  ...for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

    We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself over...  ..., GPU deep learning ignited modern AI — the next era of computing. NVIDIA is...  ...design and implementation of GPU and other ASICs targeted at the desktop, laptop, workstation... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $100k

     ...industry on cutting-edge AI technology,...  ...re looking for a Timing Engineer to join our silicon team...  ...complex, high-performance designs. You’ll collaborate closely...  ...closely with logic, DFT, and physical design teams to debug...  ....Resourceful and self-driven, capable of developing... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  • $100k

     ...is leading the industry on cutting-edge AI technology, revolutionizing performance...  ....Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks for...  ...on engineer with deep expertise in SOC/ASIC physical design and a track record of successful... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    3 days ago
  • $220.92k - $311.89k

     ...experienced a Director, SoC Design Engineering, to lead the...  ...techniques.- Experience with AI/ML accelerators,...  ...(CEG) is Intel's data-driven organization that builds...  ...methodologies), Custom ASIC (leveraging existing IP...  ..., ancestry, age, physical or mental disability,... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    4 days ago
  • $165k - $241.4k

     ...Wireless products. We design networking hardware for...  ...some of the most advanced ASICs in the industry.Your...  ...computer science/computer engineering/related degree and 7+...  ...protect organizations in the AI era - and beyond. We’ve...  ...together across the physical and digital worlds.... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $167.7k - $245.2k

     ...hardware platforms central to the AI era, powering Cisco’s core...  ...product development—from design to qualification to...  ...more, and work quickly. As an ASIC Design Verification Engineer, you will play a critical role...  ...work together across the physical and digital worlds. These solutions... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $165k - $241.4k

     ...hardware platforms central to the AI era, powering Cisco’s core...  ...full product development—from design to qualification to production...  ...ImpactSet vision and strategy for ASIC verification methodology and...  ...work together across the physical and digital worlds. These solutions... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    6 hours ago
  •  ...experiences—from AI and data centers,...  ..., with a focus on ASIC, SoC, FPGA, Adaptive...  ...business objectives, and engineering capabilities into...  ..., and data-driven product planning rather...  ...architecture, design, product engineering...  ..., mental or physical disability, national... 

    AMD

    San Jose, CA
    2 days ago
  • $300k - $400k

    Staff ASIC Engineer (Physical Design OR STA)Total package up to $400k (Base up to $200k + bonus + stock)Total first year realistic income $350-400kLocations...  ...design or STA, and a passion for working on bleeding-edge AI and high-performance silicon? Do you enjoy diving into... 

    CyberCoders

    San Jose, CA
    2 days ago
  • $155k - $222.6k

     ...Routing, and Wireless products. We design networking hardware for...  ...testing some of the most advanced ASICs in the industry. Your...  ...hierarchical design, timing closure, physical convergence, and power...  ...protect organizations in the AI era – and beyond. We’ve been innovating... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    Cisco

    San Jose, CA
    1 day ago
  • $2,000 per month

     ...frontier intelligence. We co-design chips, racks, software,...  ...and staffed by leading engineers, Etched is redefining...  ...for exceptional Physical Design engineers to join...  ...close blocks, support ASIC infrastructure, automate...  ...language Familiarity with AI tools for programming/... 
    Work at office
    Relocation package

    ETCHED LLC

    San Jose, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to AI-Driven ASIC Physical Design Principal Engineer. Be the first to apply!