Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Package Design, Signal and Power Integrity Senior Staff Engineer

$141.15k - $211.4k

Marvell

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your ImpactMarvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, Marvell’s innovative technologies enable new possibilities and power the next generation of performance‑driven systems.Within this ecosystem, Marvell’s central advanced packaging organization plays a critical role in delivering next‑generation connectivity and compute products. The organization brings deep expertise in architecture, package design, and electrical performance, including SI/PI to develop advanced IC packages that support high‑speed interfaces. This work directly shapes product performance, reliability, and time‑to‑market, making it a key contributor to Marvell’s overall technology leadership.What You Can ExpectMarvell’s Central Engineering team is seeking a talented High-speed IC package SI/PI design engineer to contribute to the development of advanced microelectronic packages for semiconductors supporting 448 Gb/s data rates and beyond.This role requires an engineer who can operate independently in technically ambiguous areas, identify gaps and work towards developing improved approaches when needed.The engineer will be responsible for package interconnect design, modeling, and characterization, power delivery, simulation methodology development and correlation with measurements.Role will also involve working on custom high-speed interfaces where established design methodologies may not exist. The engineer will work with cross-functional team to explore new interconnect architectures, develop design rules and invent practical solutions.What We're Looking ForMS/PhD Electrical Engineering, Computer Engineering with relevant industry experience.Strong understanding of transmission line theory & EM fundamentals.Deep understanding of frequency and time domain analysis in high speed design.Demonstrated ability to independently solve complex SI/PI problems.Experience driving SI/PI design from architecture through implementation & validation.Experience with developing SI/PI workflows and investigating tool trade-offs.Experience in using 2-D and 3-D EM simulation tools such as Ansys HFSS, SI-Wave, Cadence ClarityPower plane design, modeling and analysis using tools like PowerSI, SiwaveWorking knowledge of channel & circuit simulators like ADS, Hspice.Proven track-record of investigating channel/PDN behavior systematically and establish root-cause.Experience with lab measurements and equipment such as VNA, TDR etc.Familiarity with layout tools like Allegro, APD or PADS.Strong team player with communication, presentation, and documentation skills.Highly DesiredFamiliarity with packaging technologies, materials, package substrate design rules and assembly rulesKnowledge of the thermal and mechanical analysis of the IC package development.Experience with high-speed electronic packaging for digital and analog IcsExperience with 2.5D/3D package development.Experience with CPC/CPO connectors.Ability to automate the SI, PI and Packaging activities using scripting tools like Python.Ability to manage package development involving various cross functional teams like assembly development, IC physical layout teams, Analog and Digital designers, marketing.Expected Base Pay Range (USD)141,150 - 211,400, $ per annumThe successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. This role is eligible to participate in Marvell's bonus and equity plans, including a new hire equity grant and annual equity refreshers, ensuring you are rewarded for your contributions and remain invested in the company's long-term success. Additional Compensation and Benefit Elements Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at View email address on click.appcast.io Integrity To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.#LI-MM1SummaryLocation: Santa Clara, CAType:

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Package Design, Signal and Power Integrity Senior Staff Engineer in Santa Clara, CA vacancy
  • $91k - $232k

     ...technology that powers the world...  ...because we help design the technology...  ...linear, mixed-signal, power management...  ...Inc. has a Senior Technical Staff -Design (Signal and Power Integrity) opening based...  ...with other SIPI engineers and working...  ...analysis across Die, Package, and Boards.... 
    Senior

    Microchip

    San Jose, CA
    a month ago
  • $180k - $223k

     ...Sr. Staff Engineer, Analog/Mixed Signal Design Location: San Jose (on-site) Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As pioneers of co-packaged optics (CPO), we are using light instead of electricity to move data faster, further... 
    Senior
    Work experience placement

    Ayar Labs

    San Jose, CA
    4 days ago
  •  ...Synopsys is the leader in engineering solutions from silicon to...  ...customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and...  ...a strong understanding of signal integrity across silicon, package, board, and system environments... 
    Senior

    Synopsys, Inc.

    Sunnyvale, CA
    3 days ago
  • $203k - $240k

     ...Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink,...  ...Description As a Principal Package Signal & Power Integrity Engineer at Astera Labs, you will serve as a senior technical leader...  ..., SerDes/IP teams, package design, PCB design, hardware validation... 
    Suggested
    Flexible hours

    Astera Labs

    San Jose, CA
    4 days ago
  • $150k - $210k

     ...USA State/Province: California City: San Jose SummaryThe Senior Staff Power Engineer develops new electrical systems/circuits for various...  ...throughout the manufacturing of the electrical systems they have designed. The Senior Staff Power Engineer works in cross... 
    Senior
    For contractors
    Work at office

    Celestica

    San Jose, CA
    2 days ago
  • $177.4k - $243.9k

     ...A leading semiconductor company in San Jose is seeking a Senior Staff Engineer Analog Design to develop silicon-based circuits for applications like USB power delivery. The ideal candidate will have 5-7 years of experience in CMOS analog design and strong knowledge of... 
    Senior

    Infineon Technologies

    San Jose, CA
    4 days ago
  •  ...worldwide community of engineers, designers, and manufacturing...  ...Job Description Integrate IP blocks — including...  ..., and clock‑critical signal routing/shielding review...  ...to integrate IP‑level power data into full‑chip...  ...competitive benefits package which may include healthcare... 
    Senior
    Work experience placement
    Worldwide
    Relocation

    Lattice Semiconductor

    San Jose, CA
    3 days ago
  • $177.4k

     ...tomorrow’s technology. As a Senior Staff Engineer Analog Design on our Research &...  ...your new roleDevelop and integrate silicon-based circuits and...  ...applications such as USB power delivery, Wired data Analog...  ...transmitters, receivers and signal-conditioning (such as equalization... 
    Senior
    Local area

    Infineon Technologies

    San Jose, CA
    4 days ago
  • $198.2k - $297.2k

     ...with us!Role and ResponsibilitiesAs a Senior Staff GPU Design Verification Engineer - Formal Verification, you will...  ..., ensuring functional correctness, power gating mechanisms, and architectural...  ...one part of our total compensation package and is determined within a range. This... 
    Senior
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  • $189k - $301k

     ...TogetherOur technology solutions power the tools you use every day--...  ...leader whose innovative designs are pushing the boundaries of...  ...with both hardware and software engineers to identify and address the...  ...is in addition to our diverse package of benefits centered around... 
    Senior
    Work at office
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  •  ...Senior Principal Engineer, Hardware Application Engineering — Signal Integrity & Power IntegritySanta Clara, CA – OnsiteFull TimeAs Senior Principal...  ...reviewing customer PDN designs and feeding learnings back...  ...for Marvell silicon, packaging, and platform engineering teams... 
    Senior

    Veracity

    Santa Clara, CA
    4 days ago
  • $157k - $243k

     ...Our technology solutions power the tools you use every day—including...  ...leader whose innovative designs push the boundaries of what’s...  ...collaborate with hardware and software engineers to address challenges posed...  ...in addition to our diverse package of benefits centered around... 
    Senior
    Work at office
    Flexible hours

    Conductor

    San Jose, CA
    2 hours ago
  • $189k - $301k

     ...TogetherOur technology solutions power the tools you use every day-...  ...leader whose innovative designs are pushing the boundaries...  ...About the RoleWe are seeking a Senior Staff Engineer to build and optimize the...  ...in addition to our diverse package of benefits centered around... 
    Senior
    Contract work
    Work at office
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    5 days ago
  • $177.82k - $266.4k

     ...shoulder with customer engineering teams from early...  ..., and system integration. The close, trust...  ...You Can ExpectAs Senior Principal Engineer for Signal Integrity and Power Integrity, you...  ...reviewing customer PDN designs and feeding...  ...Marvell silicon, packaging, and platform engineering... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    3 days ago
  • $175k - $265k

     ...of generative AI to power the transformation of...  ...Role OverviewAs Sr. Staff PCB Design Engineer, you will lead the physical...  ...push the limits of signal density and power...  ...processesFamiliarity with PLM/PDM integration for managing layout...  ...to our diverse package of benefits centered... 
    Senior

    d-Matrix

    Santa Clara, CA
    4 days ago
  • $180k - $270k

    Senior Staff/Staff Power Integrity EngineerCategoryChip DesignLocationSan Jose, CAExperienceMore...  ...group of system architects, packaging technology developers, and SoC design experts dedicated to creating...  ....The Senior Power Integrity Engineer is responsible for the design... 
    Senior
    Temporary work

    MediaTek

    San Jose, CA
    2 days ago
  • $135.9k - $201.13k

     ...Your Team, Your ImpactAs a Senior Staff Digital ASIC Design Engineer at Marvell, you will join...  ...complex ASICs that integrate cutting edge DSP algorithms...  ...contribute to silicon solutions powering the global AI...  ...implications for timing, power, and signal integrity.Excellent... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    4 days ago
  • $165k - $248k

     ...Category Engineering Hire Type Employee Job ID 19001...  ...machines. We lead in chip design, verification, and IP integration, empowering the...  ...passion for advanced silicon package design and a proven track...  ...and define SIPI (Signal Integrity/Power Integrity) performance... 
    Senior
    Remote work

    Synopsys Inc

    Sunnyvale, CA
    26 days ago
  • Senior Mixed Signal Design EngineerRESPONSIBILITIES• Design, simulate...  ...-speed mixed-signal integrated circuits, in...  ...layout for IC layout engineers • Provide practical...  ...guidelines for silicon package and PCB board layout...  ...signal integrity, and power integrity is a plus... 
    Senior

    MoTek Technologies

    San Jose, CA
    4 days ago
  • $204.35k - $270.25k

     ...of this revolution, powering one of the world’s leading...  ...and versatile Staff Power Electronics Engineer to help ensure that...  ...products meet high design, development, and production...  ...both off-the-shelf integrated circuit controllers,...  ...benefits package including health, dental... 
    Senior
    Shift work

    ChargePoint

    Campbell, CA
    5 hours ago
  • $164k - $230k

    DescriptionAbout the Role Power Integrations is seeking an ambitious, highly motivated Sr. Staff AI/Data Center Systems Engineer to help define and...  ...best-in-class reference designs using Power Integrations...  ...comprehensive total rewards package that includes equity, medical... 
    Senior
    Worldwide
    Shift work

    Power Integrations

    San Jose, CA
    4 days ago
  • $116k - $246k

     ...communicate and advance faster than ever.Job Description:As a Mixed-Signal Design Engineer in Micron’s Pathfinding Design Team, you will play a key...  ...design teams to ensure timing closure, CDC robustness, and power intent alignment.Demonstrated experience working with custom... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    3 days ago
  •  ...technology has the power to solve the...  ...Whether you’re designing next-gen processors...  ...and experienced Staff Design Engineer to join our AECG...  ...to the design, integration, and characterization...  ...and packaging technologies. Our...  ...integrate analog/mixed-signal PLL building... 
    Senior

    AMD

    San Jose, CA
    4 days ago
  • $116k - $246k

     ...communicate and advance faster than ever.Job Description:As a Mixed-Signal Design Engineer in Micron’s Pathfinding Design Team, you will play a key...  ...design teams to ensure timing closure, CDC robustness, and power intent alignment.Demonstrated experience working with custom... 
    Full time
    Local area
    Immediate start

    Micron USA Inc

    San Jose, CA
    3 days ago
  • $168k - $264.5k

     ...now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing Power Circuits Solutions Group. If...  .../Software Architects, Power Integrity /Packaging experts and Product and Process...  ...in analog and mixed signal circuit design.Strong theoretical... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...worldwide. Were a team of engineers, clinicians, and innovators...  ...Position We are seeking a Staff Power Electronics Design Engineer for Intuitive’s...  ...semiconductors devices, their control, packaging, and thermal management....  ...level: Mid-Senior LevelIndustry: Medical Device
    Local area
    Worldwide
    Flexible hours

    Intuitive Surgical

    Sunnyvale, CA
    4 days ago
  • $136k - $218.5k

    We are now looking for a Senior Signal & Power Integrity Engineer! NVIDIA has continuously reinvented itself over...  ...solutions to complex system design problems.System-level power integrity...  ...closely with VLSI power teams and package/board design teams to design, optimize... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $180.2k - $297.2k

     ...us!Role and ResponsibilitiesAs a Senior Staff GPU Design Verification Engineer - Subsystems, you will help shape...  ...functional correctness, performance integrity, and architectural intent. You bring...  ...part of our total compensation package and is determined within a range.... 
    Senior
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  • $168k - $264.5k

    We are now looking for a Senior Signal & Power Integrity Engineer!NVIDIA has continuously reinvented itself over...  ...solutions to complex system design problems.Modeling and Optimization...  ...cross-functional role to optimize package, PCB, ASIC, mixed signal circuit.What... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...Broadcom Inc. in San Jose, CA seeks a Staff Mechanical Design Engineer to design mechanical enclosures and chassis for high-performance power electronics. You will own cradle-to-...  ...collaborating with Hardware, ASIC, Thermal, Packaging, and Manufacturing teams. Role... 

    Broadcom Corporation

    San Jose, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Package Design, Signal and Power Integrity Senior Staff Engineer. Be the first to apply!