Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Design Verification Engineer

$119.8k - $234.7k

Microsoft Corporation

Job ID: 200044483Posted: 2026-07-24Location: United States, California, Mountain ViewSalary: USD $119,800 - $234,700 per yearEmployment type: Full-TimeWork site: 3 days / week in-officeRole type: Individual ContributorTravel: Less than 25%Profession: Hardware EngineeringDiscipline: Silicon EngineeringCompany: MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission. As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the AI Silicon Engineering (AISiE) SoC Design Verification team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure. We are looking for a Senior Design Verification Engineer to join the team. #SCHIE ResponsibilitiesBuid, validate and automate emulation models with constant improvement in runtime efficiency. Preferred platforms include Zebu and Palladium. Develop complex verification environments and test suites, including pre-silicon functional verification at the block, chip, and system levels, reference modeling, and post-silicon validation. Collaborate with architects and design engineers to define verification plans, including strategy, test environments, and requirements for IP/Subsystem/SoC-level verification. Create and drive comprehensive test plans and develop tests to ensure full feature coverage. Design and implement technical solutions to address complex design and quality challenges. Develop verification components such as scoreboards, sequences, constrained random tests, assertions, and functional coverage models. Triage and debug failures in testbenches, simulations, and emulation environments. Develop Makefiles and automation scripts to enable scalable and efficient verification flows. Apply Agile methodologies, including participation in code reviews, sprint planning, and continuous integration practices. Collaborate effectively with cross-functional teams across multiple sites and geographiesQualificationsRequired Qualifications: Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience.Preferred Qualifications: 6+ years of experience in creating emulation and simulation environments, developing tests, and debugging for multiple silicon IP's or systems. 3+ years’ industry experience of chip and/or computer architecture. 3+ years industry experience in Verilog, C/C++, and scripting language such as Python, Ruby or Perl CPU or Graphics core verification experience Experience with hardware emulation or FPGAs. In depth knowledge of verification principles, testbenches, stimulus generation, System Verilog, UVM, and coverage closure. Experience with hardware design for embedded systems. Firmware development, with secure and non-secure boot flow. Design experience or ability to write synthesizable code. Software development experience. Communication skills. Other Requirements: Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations.  As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.  Silicon Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800 - $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $160,200 - $261,000 per year. Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior Design Verification Engineer in Mountain View, CA vacancy
  • $163k - $237k

    Develop verification plans and test plans for digital intellectual properties (IPs) and subsystems...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...and subsystems.Experience working with design verification (DV) testbenches or... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    16 hours ago
  • $163k - $237k

    Verify designs using verification techniques and methodologies.Work cross-functionally to debug failures and verify the functional correctness...  ....Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field,... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    16 hours ago
  • $163k - $237k

     ...and programmable IPs.Drive verification excellence by implementing sophisticated...  ...and coverage models designed to track, manage, and close...  ...guide junior verification engineers on design verification (DV)...  ...efficiency, and integration.As an Senior ASIC Design Verification... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    16 hours ago
  •  ...millions of patients worldwide.We’re a team of engineers, clinicians, and innovators united by...  ...from test-planning to closing verification using coverage metricsHands-on testbench development UVMWork closely with the design team to review specifications and architecture... 
    Senior
    Local area
    Worldwide
    Flexible hours

    Intuitive Surgical

    Sunnyvale, CA
    2 days ago
  • $163k - $237k

    Plan the verification of complex digital design blocks by understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance constrained-random verification environments using SystemVerilog and UVM... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    16 hours ago
  • $163k - $237k

    Lead CAD methodology engineers to provide support for chip Design Verification (DV) teams, and manage and mitigate support issues for tool flows.Partner with chip...  ...its integration within AI/ML-driven systems. As a Senior Engineer within Google's silicon team, you will... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  ...subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and...  ...management, and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.... 
    Senior

    ACL Digital

    San Jose, CA
    3 days ago
  • $136k - $218.5k

    We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $164.47k - $311.89k

    Job Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis and interconnect IP blocks from planning through signoff. You will drive... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Senior
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    1 day ago
  • $164.47k - $269.1k

    Job Details:Job Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead verification efforts for complex system-on-chip (SoC) designs that enable Intel's next generation of client computing and AI technologies. You will drive verification... 
    Senior
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $175k - $280k

     ...the ultimate goal of enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience...  ...& BENEFITS: Pay range: Design Verification Engineer /Senior: $175,000.00 - $280,000.00/per year Your actual level and... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    2 days ago
  • $124k - $208.4k

     ...market segments) consumed by millions of people around the world. Come build with us!Role and ResponsibilitiesAs a Senior GPU Design Verification Engineer - GCDV, you will contribute to the verification of top-level graphic core for Samsung’s next-generation mobile GPU.... 
    Senior
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    1 day ago
  •  ...possibilities of AI. Location:Hybrid, working onsite at our Santa Clara, CA headquarters 3 days per week.The role:Senior Staff Design Verification Engineer What you will do:We want to build a company and a culture that sustains the tests of time. We offer the candidate... 
    Senior
    3 days per week

    d-Matrix

    Santa Clara, CA
    2 days ago
  • $250k - $300k

     ...ultra high-speed inference.Key ResponsibilitiesWork with architects, designers, post silicon and software engineers to ensure a high-quality design that works first silicon.Develop and implement verification strategies, detailed tests and coverage plans based on micro-... 
    Senior

    Cerebras Systems

    Sunnyvale, CA
    2 days ago
  •  ...Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background...  ...TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new... 
    Senior

    Infobahn Softworld

    Santa Clara, CA
    2 days ago
  • $134.39k - $201.3k

     ...principle — sharing reusable components, verification environments, and knowledge across all...  ...silicon.As part of the COE, you will design, verify, and deliver IP subsystem building...  ...’s or master’s degree in electrical engineering, Computer Engineering, or related field... 
    Senior
    Permanent employment
    Internship
    Work from home
    Shift work

    Marvell

    Santa Clara, CA
    3 days ago
  • $180k - $230k

     ...with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive their design from concept to silicon to their next car. Summary: As a Senior ASIC Verification Engineer, you will be responsible for all aspects... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    20 hours ago
  • $120k - $225k

     ...Job Description Job Description We’re hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs that will bring our next-generation AI processors to life.   About Us: Mythic is building the future of AI computing... 
    Senior

    Mythic

    Palo Alto, CA
    24 days ago
  •  ...diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for... 
    Senior

    AMD

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...forefront of technological advancement.As a member of our Mixed Signal Design Validation team, you will be responsible for the bring-up and...  ...and chip bring-up activitiesTake ownership for training new engineers in validation practicesWhat we need to see:A BS degree or... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $135k - $155k

     ...SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    2 days ago
  • $163k - $237k

     ...SystemC) using bit-exact and fixed-point verification methodologies.Verify the stability,...  ...Number Modeling (RNM) or SystemVerilog-AMS.Design, implement, and maintain scalable UVM-...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $120k - $250k

     ...ahead in AI quality and availability. MatX is seeking silicon verification engineers to join our team as we create best-in-class silicon for high...  ...closure towards various silicon milestones including design freeze and tapeoutWho You AreConcept-to-silicon experience in... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    2 days ago
  •  ...joining us to collaborate, contribute, and revolutionize AI silicon and system.DescriptionWe are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The successful candidate will be a motivated self-starter who will... 
    Work at office

    Baidu

    Sunnyvale, CA
    16 hours ago
  • $105k - $260k

     ...-performance RISC-V CPUs on the planet—designed for data center, AI, and edge workloads...  ...is your opportunity to work alongside engineers who built iconic processors like the AMD...  ...YouTubeWe’re looking to fill multiple Design Verification engineer openings to help define and... 
    Senior
    Contract work
    Work at office

    Ventana Micro Systems

    Cupertino, CA
    2 days ago
  • $138k - $198k

    Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.Create a constrained-random verification environment using SystemVerilog and Universal... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  ...Employment Type: Full TimeIndustry: Computer SoftwareClient: WiproContact: Meghana GorusuCompany: SRI Tech SolutionsJob Title:Design Verification EngineerLcation: Sunnyvale CA /Redmond WA/ Austin TX Onsite (Hybrid) Role NO Remote AllowedKey Responsibilities:NO 18+ yrs... 
    Full time
    For contractors
    Remote work

    SRI Tech

    Sunnyvale, CA
    2 days ago
  •  ...enterprise environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC... 
    Senior

    AMD

    Santa Clara, CA
    2 days ago
  • $165k - $241.4k

     ...Cisco’s silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography...  ...smaller ASIC team can provide.Your Impact Participate in the ASIC design verification for Cisco high-end switching products.Architect, develop,... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Design Verification Engineer. Be the first to apply!