Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Principal Emulation Design Verification Engineer

$293k

Ampere

Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute. As a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies driving sustainable computing for AI, Cloud, and edge applications. Join us at Ampere and work alongside a passionate and growing team — we’d love to have you apply! About the Role: As a Distinguished Emulation & FPGA Prototyping Verification Engineer, you will apply extensive, specialized expertise and visionary leadership to strategically deliver high-quality, next‑gen AI‑integrated server‑class SoCs. This pivotal role leads significant, unique technical challenges, requiring incisive evaluation of complex data and intangible factors. You will spearhead SoC design emulation verification and FPGA Prototyping efforts for server‑class AI cloud‑native processors, ensuring exemplary performance and absolute data consistency. What You’ll Achieve: Drive FPGA Prototyping efforts for SoC verification firmware/software environments. Develop and enable a wide range of test content for SOC verification using C/C++, Python, SystemVerilog. Develop strategies and solutions to support HSIO interfaces in an FPGA environment. Collaborate with architecture and design team to debug failures using advanced debugging techniques. Work across internal groups and international teams, to share knowledge, tackle solutions, enhance your skills, while shaping product quality. Mentor/guide the work of junior engineers. About you: 12+ years of SoC emulation‑based verification expertise. 7+ years of proven experience leading and optimizing FPGA Prototyping efforts within a SoC verification environment. Expert‑level proficiency in debugging complex RTL issues. Highly skilled in developing comprehensive and effective test cases. Advanced proficiency in C/C++ and Python. Practical experience supporting HSIO devices in an FPGA enviroment. Solid understanding of ARM and/or x86 Architecture principles. Additional skills highly desired: Prior knowledge with PCIe, Ethernet, DDR, HBM, PCIe, CXL, AMBA (AXI / CHI), System C, Testbench Development. Education: BS degree in Electrical Engineering, Computer Engineering, or Computer Science & 15 years of related experience; MS degree & 12 years What we’ll offer: At Ampere we believe in taking care of our employees and providing a competitive total rewards package that includes base pay, cash long‑term incentive, and comprehensive benefits. The full base pay range for this role is between $293,000 and $440,000. Our benefits include health, wellness, and financial programs that support employees through every stage of life. Benefit highlights include: Premium medical insurance, dental insurance, vision insurance, as well as income protection and a 401K retirement plan, so that you can feel secure in your health and financial future. Unlimited Flextime and 10+ paid holidays so that you can embrace a healthy work‑life balance. A variety of healthy snacks, energizing espresso, and refreshing drinks to keep you fueled and focused throughout the day. Invent the future with us. Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute. As a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies driving sustainable computing for AI, Cloud, and edge applications. Join us at Ampere and work alongside a passionate and growing team — we’d love to have you apply! About the Role: As a Distinguished Emulation & FPGA Prototyping Verification Engineer, you will apply extensive, specialized expertise and visionary leadership to strategically deliver high-quality, next‑gen AI‑integrated server‑class SoCs. This pivotal role leads significant, unique technical challenges, requiring incisive evaluation of complex data and intangible factors. You will spearhead SoC design emulation verification and FPGA Prototyping efforts for server‑class AI cloud‑native processors, ensuring exemplary performance and absolute data consistency. What You’ll Achieve: Drive FPGA Prototyping efforts for SoC verification firmware/software environments. Develop and enable a wide range of test content for SOC verification using C/C++, Python, SystemVerilog. Develop strategies and solutions to support HSIO interfaces in an FPGA environment. Collaborate with architecture and design team to debug failures using advanced debugging techniques. Work across internal groups and international teams, to share knowledge, tackle solutions, enhance your skills, while shaping product quality. Mentor/guide the work of junior engineers. About you: 12+ years of SoC emulation‑based verification expertise. 7+ years of proven experience leading and optimizing FPGA Prototyping efforts within a SoC verification environment. Expert‑level proficiency in debugging complex RTL issues. Highly skilled in developing comprehensive and effective test cases. Advanced proficiency in C/C++ and Python. Practical experience supporting HSIO devices in an FPGA enviroment. Solid understanding of ARM and/or x86 Architecture principles. Additional skills highly desired: Prior knowledge with PCIe, Ethernet, DDR, HBM, PCIe, CXL, AMBA (AXI / CHI), System C, Testbench Development. Education: BS degree in Electrical Engineering, Computer Engineering, or Computer Science & 15 years of related experience; MS degree & 12 years What we’ll offer: At Ampere we believe in taking care of our employees and providing a competitive total rewards package that includes base pay, cash long‑term incentive, and comprehensive benefits. The full base pay range for this role is between $293,000 and $440,000. Our benefits include health, wellness, and financial programs that support employees through every stage of life. Benefit highlights include: Premium medical insurance, dental insurance, vision insurance, as well as income protection and a 401K retirement plan, so that you can feel secure in your health and financial future. Unlimited Flextime and 10+ paid holidays so that you can embrace a healthy work‑life balance. A variety of healthy snacks, energizing espresso, and refreshing drinks to keep you fueled and focused throughout the day. #LI-GW1 #LI-Hybrid Ampere is an inclusive and equal opportunity employer and welcomes applicants from all backgrounds. All qualified applicants will receive consideration for employment without regard to race, color, national origin, citizenship, religion, age, veteran and/or military status, sex, sexual orientation, gender, gender identity, gender expression, physical or mental disability, or any other basis protected by federal, state or local law. #J-18808-Ljbffr

Vacancy posted 7 hours ago
Similar jobs that could be interesting for youBased on the Senior Principal Emulation Design Verification Engineer in Santa Clara, CA vacancy
  •  ...Cadence Design Systems in San Jose, CA, seeks a Senior Principal Design Engineer for Palladium & Protium Customer Support. You will...  ...companies to deploy Cadence hardware emulation and FPGA prototyping,...  ...&D teams to deliver advanced verification solutions. Responsibilities include... 
    Principal
    Senior

    Cadence Design Systems

    San Jose, CA
    3 days ago
  •  ...Hewlett Packard Enterprise is seeking a Senior Design Verification Engineer to advance emulation-based verification for complex digital designs. You will define verification plans, build robust UVM/testbench environments, and drive coverage to closure in a hybrid work... 
    Senior
    Work at office

    Hitecglobal

    Sunnyvale, CA
    4 days ago
  •  ...Lightmatter is hiring a Design Verification Engineer in Mountain View to advance verification across digital, analog, and photonic devices using UVM and emulation. You will work with digital and photonic designers to define robust validation flows and scalable test bench... 
    Senior

    Lightmatter

    Mountain View, CA
    4 days ago
  •  ...Cadence is seeking an experienced engineer to advance PCIe AVIP and PCIe/CXL Virtual Bridge products. You will focus on protocol functionality...  ...customer-ready solutions in a high‑impact R&D team. Familiarity with emulation platforms is a strong plus. #J-18808-Ljbffr... 
    Principal
    Senior

    Cadence Inc

    San Jose, CA
    7 hours ago
  • $122.44k - $232.19k

     ...OverviewWe are seeking experienced pre-silicon verification engineers who are passionate about driving...  ...spanning software, RTL, and emulation platforms to validate these novel architectures...  .... Working closely with architecture, design, and software teams, you will help... 
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    13 hours ago
  • $129.2k - $209k

     ...precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our...  ...You will work on diverse platforms including simulation, emulation, formal verification, and silicon validation. We expect... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    1 day ago
  • $200k - $300k

     ...Full-time /On-siteRole OverviewWe are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation...  ...SystemVerilog, UVM, C/C++, assertions, formal verification, emulation, and related methodologies. Collaborate with architects and... 
    Senior
    Full time
    Flexible hours

    Auradine

    Santa Clara, CA
    3 days ago
  • $164.47k - $311.89k

     ...Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own...  ...tools (JasperGold, VC Formal, or similar) and emulation or FPGA-based verification; track record of combining formal... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $167.7k - $245.2k

     ...Because full product development—from design to qualification to production—is within...  ...world.Your ImpactAs an ASIC Design Verification Engineer, you will play a critical role in developing...  ...on netlists.Support design testing in emulation environments.Debug issues at ASIC, SW... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $250k - $300k

     ...ResponsibilitiesWork with architects, designers, post silicon and software engineers to ensure a high-quality design...  ...silicon.Develop and implement verification strategies, detailed tests and coverage...  ...issues across simulation, emulation, and silicon bring-up phases.Continuously... 
    Senior

    Cerebras Systems

    Sunnyvale, CA
    4 days ago
  • $231.44k - $282.88k

     ...across every market segment of chip design, including artificial intelligence,...  ...the Role SiFive is looking for a Principal Design Verification Engineer to lead verification strategy and execution...  ...simulation, formal techniques, emulation, and performance-oriented... 
    Principal
    Work experience placement

    SiFive, Inc.

    Santa Clara, CA
    21 hours ago
  • $153.5k - $310.5k

    ## Senior Design Verification EngineerApplylocations: Sunnyvale, California, United States of Americatime type: Full...  ...driven **Senior** **Design Verification Engineer** with specialized knowledge and experience in **emulation-based verification** to join our engineering... 
    Senior
    Work experience placement
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    2 days ago
  •  ...delivers world‑class end‑to‑end engineering solutions by leveraging...  ..., perpetually driven to design, develop, and test as a...  ...from you. Experience Level Senior Design Verification Engineer (6–14 years of relevant...  ...teams (Design, Model, Emulation and Silicon validation... 
    Senior
    Full time
    Remote work
    Flexible hours

    QuEST Global

    Sunnyvale, CA
    1 day ago
  • $280k

    RTL IC Design Engineer (Senior, Staff or Principal)Compensation:For Senior - up to approx $280k total comp ($120-160k base, 20% bonus...  ...throughout the development cycle.Partner closely with verification, firmware, software, emulation, and validation teams.Support silicon bring-... 
    Principal
    Senior

    CyberCoders

    San Jose, CA
    3 days ago
  • $154k - $286k

    ## Senior Principal Design Engineer-Palladium & Protium Customer SupportApply: SAN JOSE: Full time: Posted...  ...future of system-level chip design verification. In this highly visible, customer-...  ...Cadence’s market-leading hardware emulation and FPGA prototyping platforms. You... 
    Principal
    Senior
    Full time

    Cadence Design Systems

    San Jose, CA
    4 days ago
  • $181.1k - $318.4k

     ...A leading technology company in Cupertino is seeking an experienced professional to join its Emulation verification team. The role involves working on verifying large SoCs and collaborating with various teams. Ideal candidates should have at least 10 years of experience... 
    Senior

    Apple

    Cupertino, CA
    2 days ago
  • $154k - $286k

     ...shape the future of system-level chip design verification. In this highly visible, customer-facing...  ...Cadence’s market-leading hardware emulation and FPGA prototyping platforms. You will...  ...the gap between customers, Applications Engineering (AE), Product Engineering (PE), and R&... 
    Principal
    Senior

    Cadence Design Systems

    San Jose, CA
    3 days ago
  • $167.7k - $245.2k

     ...Because full product development—from design to qualification to production—is within...  ...Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing...  .... Support design testing in emulation environments. Debug issues at ASIC... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    3 days ago
  • $148.5k - $165k

     ...infrastructure requirements. Discover more at Role Overview As a Senior Design Verification Engineer, you will help define and deliver robust verification...  .... Knowledge of protocol checkers, formal verification, emulation, or hardware acceleration methodologies. Experience with... 
    Senior
    Flexible hours

    Astera Labs

    San Jose, CA
    4 days ago
  •  ...SiFive is looking for a Principal Design Verification Engineer to lead verification strategy and execution for...  ...out‑of‑order core. This senior tech‑lead role will define architecture...  ...including simulation, formal techniques, emulation, and performance‑oriented validation... 
    Principal

    SiFive

    Santa Clara, CA
    4 days ago
  •  ...across every market segment of chip design, including artificial intelligence,...  ...Description The Role SiFive is looking for a Senior Design Verification Engineer to drive functional verification of...  ...with formal verification, emulation, or performance-oriented verification... 
    Senior

    SiFive

    Santa Clara, CA
    4 days ago
  •  ...across every market segment of chip design, including artificial intelligence,...  ...About The Role SiFive is looking for a Senior Design Verification Engineer to drive verification of high-...  ...Familiarity with formal verification, emulation, or acceleration for high‑risk or hard... 
    Senior

    SiFive

    Santa Clara, CA
    3 days ago
  •  ...subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and...  ...management, and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.... 
    Senior

    ACL Digital

    San Jose, CA
    13 hours ago
  • $168k - $264.5k

     .... Come join the team and see how you can make a lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator. This position offers the opportunity to have real... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...Black Sesame Technologies is seeking a seasoned verification engineer to join our ASIC/IP verification team. You will closely work with designers and architects to plan verification, drive verification environment architecture, and take ownership of key features in production... 
    Senior

    Black Sesame Technologies Inc

    San Jose, CA
    4 days ago
  • $136k - $218.5k

    We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $142.8k - $274.8k

     ...Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s...  ...or Fullchip using UVM/C test bench and Verification IP (VIP)Develop Test Plan and write...  ...understanding of computer architecture and digital design fundamentalsExperience building UVM... 
    Principal
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Santa Clara, CA
    1 day ago
  • $198k - $248k

    ~ Compensation: USD 198,000 - USD 248,000 - yearly Job Description We are seeking a Principal Design Verification Engineer to provide technical leadership for verification of next-generation semiconductor memory interface products, including data buffer silicon... 
    Principal

    Renesas Electronics Corp.

    San Jose, CA
    21 hours ago
  •  ...Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability...  ...with RTL design, architecture, validation, firmware, and emulation/HAPS teams to ensure high‑quality deliverables.Participate... 
    Senior

    AMD

    Santa Clara, CA
    4 days ago
  • We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation architecture. Requirement Advanced Chip Ownership: Proven track record of owning full-chip top-level integration... 
    Principal
    Senior

    ACL Digital

    San Jose, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Principal Emulation Design Verification Engineer. Be the first to apply!