Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Formal Verification Engineer

Apple

Role Number: 200657542-0836

Summary

Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You’ll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, you and your team will enable our customers to do all the things they love with their devices.

Learn from the best Formal Verification team in the world and acquire experience being at the center of a System-on-a-chip (SoC) design verification effort collaborating with design. Are you passionate about changing the world? We have a critical impact on getting high quality functional products to millions of customers quickly.

Description

As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP’s (CPU, Cellular and Connectivity IP, Audio and Image Processing IP, Neural Networks IP, Memory/DMA Controller, Security IP, Peripheral IP, Interconnects, Power management subsystems, etc.), you will be responsible for:

  • Working with Apple Silicon's world-class Security Enclave design engineers to develop a formal micro-architecture specification
  • Developing comprehensive formal verification test plan that includes unique security requirement verification
  • Proving properties of the design, finding design bugs, and working closely with design teams to help improve the micro-architecture.
  • Crafting novel and creative solutions for modeling security attacks and proving robustness of complex design micro-architectures.
  • Developing and implementing re-usable and optimized formal models and verification code base
  • Architecting correct-by-construction design methodologies for improved formal verification efficiency and productivity.

Minimum Qualifications

  • A minimum of a bachelor's degree and a minimum of 3 years of relevant industry experience in silicon validation software engineering or related field.

Preferred Qualifications

  • Interest in learning and becoming an expert in SoC, CPU, GPU, or Cellular design

  • Detail oriented approach and desire to overcome challenges is required.

  • Formal Method or Formal Verification technologies knowledge is a plus.

  • Knowledge and experience in interpreting hardware specifications

  • Proficiency in any scripting language with excellent debugging skills

  • Excellent interpersonal skills.

  • Passionate about developing world-class/innovative formal verification solutions.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.

Vacancy posted 15 hours ago
Similar jobs that could be interesting for youBased on the Formal Verification Engineer in Cupertino, CA vacancy
  • $163k - $237k

    Define and drive the formal verification sign-off approach across complex IP and SoC designs, utilizing advanced formal techniques.Architect...  ...and sign-off metrics.Guide logic designers and verification engineers to effectively incorporate formal methods into their workflows... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    5 days ago
  • $100k

     ...solving hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is looking for a Formal Verification Engineer to help ensure the correctness of our next generation of high-performance RISC-V CPUs and AI compute platforms. You’ll... 
    Suggested
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    5 days ago
  •  ...Our client in the semiconductor industry, is seeking a Formal Verification Engineer to join their team. As a Formal Verification Engineer, you will be part of the Verification Department supporting ASIC and SoC verification efforts. The ideal candidate will demonstrate... 
    Suggested
    Weekly pay
    Contract work
    Temporary work
    Remote work
    Flexible hours

    Experis

    Santa Clara, CA
    3 days ago
  •  ...things they love with their devices. Learn from the best Formal Verification team in the world and acquire experience being at the center...  ...customers quickly. Description As a formal verification engineer working the complete formal verification for single or... 
    Suggested

    Apple

    Santa Clara, CA
    15 hours ago
  • $136k - $218.5k

     ...everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.As a Formal Verification Engineer at NVIDIA, you will verify the build and implementation of the industry's leading GPUs. In this position, your... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $220.92k - $311.89k

     ...SoC organization is driving innovation in next-generation ASICs for AI applications across edge and cloud. As a Senior Formal Verification Engineer, you will play a critical role in ensuring the functional correctness of complex digital designs using advanced formal methods... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  •  ...Tenstorrent is seeking a Formal Verification Engineer to verify high‑performance RISC‑V CPUs and AI compute platforms using formal methods. You will develop properties, run proofs, and analyze failures in collaboration with CPU architects and RTL designers. The role... 
    Remote job

    Jobleads-US

    Santa Clara, CA
    2 days ago
  • $116k - $218.5k

     ...As a Formal Verification Engineer at NVIDIA, you will work in the formal verification team for the industry's leading chips. We are looking for outstanding candidates with knowledge of formal methods. The engineer will own the task of formal verification of RTL units... 
    Full time

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $160k - $275k

     ...availability. We build the full stack—from silicon and rack design through compilers, kernels, and ML models. We are seeking a Formal Verification Engineer to bring rigorous mathematical guarantees to our hardware and software at every layer of the stack.What You'll Do... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours
    Shift work

    MatX

    Mountain View, CA
    5 days ago
  •  ...Job Title: Formal Verification Engineer Location: San Jose, CA - Full Time Job Description: We are looking for formal verification experts to ensure design correctness using mathematical verification techniques and advanced formal tools.... 
    Full time

    SWITS DIGITAL Private Limited

    San Jose, CA
    1 day ago
  •  ...Formal Verification Engineer Voltai is developing world models, and agents to learn, evaluate, plan, experiment, and interact with the physical world. We are starting out with understanding and building hardware; electronics systems and semiconductors where AI can... 

    Voltai

    Palo Alto, CA
    1 day ago
  • $138k - $197k

    Plan the formal verification strategy, create the properties and constraints for the digital design blocks.Utilize formal property verification...  ....Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field... 
    Worldwide

    Google

    Sunnyvale, CA
    5 days ago
  •  ...We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered...  ...tomorrow. You Are You have spent years working with formal verification tools and you know the difference between a tool that runs... 

    Synopsys Inc

    Sunnyvale, CA
    17 days ago
  •  ...Samsung Electronics America, Inc. is seeking a Senior Staff GPU Design Verification Engineer – Formal Verification to shape block and subsystem level formal verification for next‑gen mobile GPUs. You will define verification goals, write properties, and develop formal... 

    Jobleads-US

    San Jose, CA
    4 days ago
  •  ...Etched.ai, Inc. is seeking a Formal Verification Engineer to drive formal verification across custom IP, interface IP, and SoC subsystems for our ASICs in San Jose. You will collaborate with architects, RTL designers, and DV teams to prove design correctness and uncover... 

    Jobleads-US

    San Jose, CA
    2 days ago
  • $168k - $264.5k

     ...impact on the world.NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and IP solutions! We are...  ...SoC interconnect verification is desirable.Experience with formal verification or assertion-based verification (SVA) applied to... 
    Full time
    Night shift

    Nvidia

    Santa Clara, CA
    6 days ago
  • $120k - $243k

     ...ASIC Verification Engineer This role has been designed as ‘’Onsite’ with an expectation that you will primarily work from an HPE office....  ...flows (e.g., Jenkins). Understanding of low-power (UPF) or formal verification methodologies. Own and drive block-level/... 
    Work experience placement
    Work at office
    Local area
    Immediate start
    2 days per week

    Hewlett Packard Enterprise Development LP

    Sunnyvale, CA
    5 days ago
  • $140k - $200k

     ...life. We are seeking a highly skilled and experienced Verification Engineer to join our engineering team. In this role, you will be...  ...the following: Advanced assertion-based verification or formal intent Exposure to gate-level simulation, formal verification... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    eSpace

    Saratoga, CA
    5 days ago
  • $116k - $189.75k

     ...NVIDIA’s Clocks team is looking for an experienced ASIC Design Verification engineer to join our team! The NVIDIA Clocks Team is committed to...  ...flows like SV constraint random verification, UVM, Formal Verification, Coverage metrics, profiling tools, X prop, etc... 
    Full time

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $158.5k - $321k

     ...Senior ASIC Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week...  ...development. ~ You will use state-of-the-art tools for doing formal verification, code coverage analysis, gate sims, and more.... 
    Work experience placement
    Work at office
    Local area
    Immediate start
    2 days per week

    HPE

    Sunnyvale, CA
    3 days ago
  • $136k - $218.5k

     ...JR2023827 NVIDIA is actively searching for talented Senior Verification Engineers to ensure the integrity and excellence of our industry-...  ...design checks (SVA), code coverage, functional coverage, and formal test plan documentation. ~ Strong debugging and analytical... 
    Full time

    NVIDIA

    Santa Clara, CA
    4 days ago
  •  ..., and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive...  ...verification, power‑aware verification (UPF), or formal verificationFamiliarity with FPGA/HAPS‑based validation and... 

    AMD

    Santa Clara, CA
    2 days ago
  • $157.3k - $212.8k

     ...countries around the world.We are seeking an experienced Design Verification Engineers to build the next generation of our cloud server platforms....  ...Engineering or a related field- Experience with formal verification techniques including abstraction and end-to-end... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  •  ...world. Love your job. Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of designs for analog...  ...and systems, particularly power systemsExperience with formal verification methods and toolsAbility to establish strong relationships... 
    Local area

    Texas Instruments

    Santa Clara, CA
    4 days ago
  • $129.2k - $209k

     ...that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our...  ...work on diverse platforms including simulation, emulation, formal verification, and silicon validation. We expect office-based... 
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    4 days ago
  •  ...system.DescriptionWe are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The successful...  ..., Ethernet, HBM, GDDR, DDR, MMU, Cache).Familiar with C/C++.Formal Verification (Model Checking, Equivalence Checking).... 
    Work at office

    Baidu

    Sunnyvale, CA
    5 days ago
  • $164.47k - $311.89k

     ...Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end...  ...and resources across teamsDrive convergence of simulation and formal verification into unified bug hunting and coverage closure... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  •  ...Packard Enterprise Development LP is seeking a Senior ASIC Verification Engineer to lead VLSI verification efforts in a hybrid work model. You...  ...robust chip solutions. The role emphasizes SystemVerilog/UVM, formal verification, and advanced debugging across full-chip scope,... 

    Jobleads-US

    Sunnyvale, CA
    3 days ago
  • $110k - $140k

    Santa Clara, CAData Engineering - Simulation & Verification /Full-time /HybridPlusAI is a Physical AI company pioneering AI-based virtual driver software...  ...Metrics Definition: Design, formalize, and implement quantitative safety and comfort metrics... 
    Odd job
    Full time

    Plus.ai

    Santa Clara, CA
    6 days ago
  •  ...Design Verification Engineer Location: Sunnyvale, CA Visa Type: C2C allowed We need someone with experience either in Block or SoC level...  ...desired C/C++ experience is desired Scripting skills (Perl, Python) Formal verification experience is a plus... 

    Omega Solutions Inc

    Sunnyvale, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Formal Verification Engineer. Be the first to apply!