Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Formal Verification Engineer

Apple Oakbrook

Formal Verification Engineer

Work Locations (3) Submit Resume

Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices. Learn from the best Formal Verification team in the world and acquire experience being at the center of a System-on-a-chip (SoC) design verification effort collaborating with design. Are you passionate about changing the world? We have a critical impact on getting high quality functional products to millions of customers quickly.

As a formal verification engineer working the complete formal verification for single or multiple design blocks and IPs (CPU, Cellular and Connectivity IP, Audio and Image Processing IP, Neural Networks IP, Memory/DMA Controller, Security IP, Peripheral IP, Interconnects, Power management subsystems, etc.), you will be:

  • Working with Apple Silicon's world-class Security Enclave design engineers to develop a formal micro-architecture specification
  • Developing comprehensive formal verification test plan that includes unique security requirement verification
  • Proving properties of the design, finding design bugs, and working closely with design teams to help improve the micro-architecture.
  • Crafting novel and creative solutions for modelling security attacks and proving robustness of complex design micro-architectures
  • Developing and implementing re-usable and optimized formal models and verification code base
  • Architecting correct-by-construction design methodologies for improved formal verification efficiency and productivity.

Minimum Qualifications:

  • Bachelor's degree in electrical engineering, computer engineering, or related field with 0 years of experience.

Preferred Qualifications:

  • Interest in learning and becoming an expert in SoC, CPU, GPU, or Cellular design
  • Detail oriented approach and desire to overcome challenges is required.
  • Formal Method or Formal Verification technologies knowledge is a plus.
  • Knowledge and experience in interpreting hardware specifications
  • Proficiency in any scripting language with excellent debugging skills
  • Excellent interpersonal skills.
  • Passionate about developing world-class/innovative formal verification solutions

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant At Apple, we believe accessibility is a fundamental human right. You'll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong. Learn about accessibility in Apple's workplace Learn about reasonable accommodations for job applicants Apple accepts applications to this posting on an ongoing basis.

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Formal Verification Engineer in Cupertino, CA vacancy
  •  ...Our client in the semiconductor industry, is seeking a Formal Verification Engineer to join their team. As a Formal Verification Engineer, you will be part of the Verification Department supporting ASIC and SoC verification efforts. The ideal candidate will demonstrate... 
    Suggested
    Weekly pay
    Temporary work
    Remote work
    Flexible hours

    Experis Austria

    Santa Clara, CA
    5 days ago
  • $129.3k - $194.7k

     ...the things they love with their devices.Learn from the best Formal Verification team in the world and acquire experience being at the center...  ...customers quickly. Description As a formal verification engineer working the complete formal verification for single or... 
    Suggested
    Relocation

    Apple

    Cupertino, CA
    5 days ago
  • $136k - $218.5k

     ...everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.As a Formal Verification Engineer at NVIDIA, you will verify the build and implementation of the industry's leading GPUs. In this position, your... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $200k

     ...Role Overview We are looking for a talented Senior Formal Verification Engineer to define, own, and scale the formal verification effort that hardens Velaura's next-generation Physical AI SoC. You will apply formal methods to the hardest correctness problems in the design... 
    Suggested
    Full time
    Flexible hours

    Velaura AI

    Santa Clara, CA
    10 days ago
  •  ...Apple Inc. in Cupertino, California, is seeking a Formal Verification Engineer to drive complete formal verification for multiple IPs within Apple Silicon. You will work on security-focused verification for CPUs, memory controllers, and related IPs, interfacing with... 
    Suggested

    Jobleads-US

    Cupertino, CA
    4 days ago
  • $138k - $197k

    Plan the formal verification strategy, create the properties and constraints for the digital design blocks.Utilize formal property verification...  ....Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  •  .... About This Role In this role, you’ll build formal proofs of design correctness using model checking, property verification, and equivalence analysis. You’ll collaborate...  ...and ML research teams to develop hybrid formal engines that reason about AI‑generated hardware at... 

    Voltai

    Palo Alto, CA
    3 days ago
  •  ...Harmonic At Harmonic, we are building a mathematical reasoning engine that operates with absolute precision. While most AI makes...  ...elite technical team. About the Role We are seeking a Formal Verification Engineer to verify production hardware and software with... 

    Harmonic

    Palo Alto, CA
    5 days ago
  • $160k - $275k

     ...availability. We build the full stack—from silicon and rack design through compilers, kernels, and ML models. We are seeking a Formal Verification Engineer to bring rigorous mathematical guarantees to our hardware and software at every layer of the stack.What You'll Do... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours
    Shift work

    MatX

    Mountain View, CA
    4 days ago
  •  ...We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered...  ...tomorrow. You Are You have spent years working with formal verification tools and you know the difference between a tool that runs... 

    Synopsys Inc

    Sunnyvale, CA
    10 days ago
  • $167.1k - $250.7k

     ...Technologies, Inc. Job Area: Engineering Group, Engineering Group CPU Engineering...  ...General Summary: As a Design Verification Engineer, you will work with Chip Architects...  .... Advance techniques such as: Formal, Assertions, and Silicon bringup, is helpful... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    3 days ago
  •  ...Senior ASIC Verification Engineer This role has been designed as ''Onsite'' with an expectation that you will primarily work from an HPE office...  ...(e.g., Jenkins). Understanding of low-power (UPF) or formal verification methodologies. Own and drive block-level/subsystem... 
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    13 hours ago
  • $164.47k - $311.89k

     ...Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end...  ...and resources across teamsDrive convergence of simulation and formal verification into unified bug hunting and coverage closure... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  •  ...system.DescriptionWe are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The successful...  ..., Ethernet, HBM, GDDR, DDR, MMU, Cache).Familiar with C/C++.Formal Verification (Model Checking, Equivalence Checking).... 
    Work at office

    Baidu

    Sunnyvale, CA
    3 days ago
  •  ...world. Love your job. Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of designs for analog...  ...and systems, particularly power systemsExperience with formal verification methods and toolsAbility to establish strong relationships... 
    Local area

    Texas Instruments

    Santa Clara, CA
    2 days ago
  •  ..., and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive...  ...verification, power‑aware verification (UPF), or formal verificationFamiliarity with FPGA/HAPS‑based validation and... 

    AMD

    Santa Clara, CA
    2 days ago
  • $175k - $308.5k

     ...Wireless Radio Verification Engineer Join Apple's Wireless Connectivity team developing state-of-the-art WiFi SoCs that power hundreds of...  ..., a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement... 
    Worldwide
    Relocation

    Apple

    Sunnyvale, CA
    3 days ago
  • $106.4k - $172.15k

     ...drives great outcomes. Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our...  ...work on diverse platforms including simulation, emulation, formal verification, and silicon validation. We expect office-based... 
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    4 days ago
  • $127.63k - $191.2k

     ...highly skilled and experienced Senior Staff Level Physical Verification CAD Engineer to join our dynamic team. The ideal candidate will have a deep...  ...or equivalent professional experience in lieu of a formal degreeExperience in CAD and EDA tool development and support... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    5 days ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus...  ...(simulation, emulation/FPGA prototypes, static checks, formal) and manage regression infrastructure for large-scale verification... 

    CyberCoders

    Santa Clara, CA
    4 days ago
  •  ...Application Engineering Application Engineering Description Chips Talk, We Listen...  ...a We are looking for a Senior Design Verification Engineer to join a global team of Application...  ...test Knowledge ofCDC/RDC, formal verification, and low-power flows Good... 
    Work at office

    proteanTecs

    Santa Clara, CA
    3 days ago
  • $126.8k - $190.9k

     ...that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and...  ..., a range of discounted products and free services, and for formal education related to advancing your career at Apple,... 
    Relocation

    Apple

    Cupertino, CA
    4 days ago
  •  ...Top Skills: SystemVerilog UVM; IP design verification; Physical (PHY) layer; SoCs THE ROLE: We are seeking a seasoned verification...  ...testbenches and tests. Make sure that design is bug free. Lead Formal verification. Understanding interface standards such as... 

    Infobahn Softworld

    Santa Clara, CA
    2 days ago
  •  ...breakthrough technology takes more than great engineering—it takes a team of exceptional people...  ...be responsible for RTL SoC/Subsystem verification of ARM based SoCs, and work on industry...  ...like UVM, Portable Stimulus and Formal verification flows. You will report to... 

    Axiado Corporation

    San Jose, CA
    2 days ago
  • $116k - $189.75k

    NVIDIA is seeking an outstanding ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity to have a real impact in a dynamic, technology-focused company impacting product lines ranging... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $160k - $275k

    What MatX Is BuildingMatX is seeking engineers with strong Rust skills to join our team as...  ...you. You do not need prior hardware or verification experience to apply — if you know Rust,...  ...valuableExperience with Bluespec (BH or BSV)Formal methods, model checking, or property-... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours
    3 days per week

    MatX

    Mountain View, CA
    3 days ago
  • $150.4k - $225.3k

     ...benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple,...  ...Qualifications Master's degree or foreign equivalent in Electrical Engineering, Electronics Engineering, or a related field. Experience... 
    Relocation

    Apple

    Cupertino, CA
    1 day ago
  • $200k - $350k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC....  ...multiplication units. Experience with random instruction sequencing, formal verification, gate level simulation or silicon bring up.... 
    Full time
    Flexible hours

    Velaura AI

    Santa Clara, CA
    10 days ago
  •  ...ASIC Verification Engineer Join one of the industry's leading companies in Smart Edge SoCs for network/systems control, management security...  ...verification methodologies like UVM, Portable Stimulus and Formal verification flows. You will report to the Director of Engineering... 

    InterSources

    San Jose, CA
    2 days ago
  • $129.3k - $194.7k

     ...complexities of multi-chip SOC debug architecture, etc. As a Design Verification Engineer on our team, you'll be at the center of the verification...  ...with most recent experience in UVM Some experience with formal verification is a plus Proven track record of working... 
    Relocation
    Night shift

    Jobleads-US

    Sunnyvale, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Formal Verification Engineer. Be the first to apply!