FPGA Engineer

Job Description

Job Summary:

Job Title: FPGA Engineer

Job ID: 536707

Client: Eaton

Location: Raleigh, NC

Experience Level: 5–7 Years

Job Description & Skill Requirement:

\n
1. Verilog & VHDL RTL Design
\n
2. FPGA Design & Debug
\n
3. CDC & Interface Protocols Understanding
\n

\n
• Requirement of 5-7 Years FPGA Engineers having below skills
\n
• Strong Verilog HDL and RTL design expertise.
\n
• Good knowledge of CDC, reset design, pipelining, FIFO/memory, and synchronization.
\n
• Experience with FPGA tools like Vivado, Quartus, Libero, Questa/ModelSim.
\n
• Strong understanding of STA, timing constraints, timing closure, and clock architecture.
\n
• Hands-on experience in FPGA hardware bring-up and debugging
\n

Relevant Industries & Company Locations to Focus:

\n
• Industries: Semiconductor, FPGA Design, Embedded Systems, Electronics, Hardware Engineering.
\n
• Target Companies: FPGA development, semiconductor, and electronics hardware companies.
\n
• Locations: Raleigh, NC, and candidates open to working onsite in Raleigh.
\n

Priority 1

\n
• 5–7 years of FPGA engineering experience.
\n
• Strong Verilog HDL and VHDL RTL design.
\n
• FPGA design, debugging, and hardware bring-up.
\n
• CDC (Clock Domain Crossing) and synchronization.
\n
• STA, timing constraints, and timing closure.
\n

Priority 2

\n
• Experience with Vivado, Quartus, or Libero.
\n
• Knowledge of Questa/ModelSim simulation tools.
\n
• Experience with reset design, pipelining, FIFO, and memory.
\n
• Understanding of clock architecture and interface protocols.
\n

Nice to Have:

\n
• Hands-on FPGA board-level debugging.
\n
• Experience resolving timing and synchronization issues.
\n
• Knowledge of multiple FPGA design tools.
\n

What to Look for on Resume:

\n
• Verilog/VHDL RTL coding experience.
\n
• FPGA implementation and debugging projects.
\n
• CDC, STA, and timing closure experience.
\n
• FPGA tools: Vivado, Quartus, or Libero.
\n
• Hardware bring-up and real-board debugging experience.
\n

Do Not Consider:

\n
• Candidates without FPGA design experience.
\n
• Candidates with only software development experience.
\n
• Candidates without Verilog/VHDL RTL design skills.
\n
• Candidates lacking hardware debugging experience.
\n
• Candidates with significantly less or more experience than the required 5–7 years.
\n

Education & Experience:

\n
• Experience: 5–7 years in FPGA engineering.
\n
• Education: Relevant degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or a related field.
\n

Benefits: Eligible employees may have access to benefits offered by Intellectt Inc. in accordance with the applicable benefit plans and eligibility requirements.

Equal Employment Opportunity:

Intellectt Inc. is an Equal Opportunity Employer. Employment decisions are made without regard to race, color, religion, sex, pregnancy, sexual orientation, gender identity, national origin, age, disability, genetic information, veteran status, or any other characteristic protected by applicable federal, state, or local law.