DFT Application Engineer

DFT Application Engineer

Intel Foundry is a systems foundry dedicated to transforming the global semiconductor industry by delivering cutting-edge silicon process and packaging technology leadership for the AI era. With a focus on scalability, AI advancement, and shaping the future, we provide an unparalleled blend of an industry-leading technology, a rich IP portfolio, a world-class design ecosystem, and an operationally resilient global manufacturing supply chain.

Position Overview

We seek a DFT Application Engineer to provide technical support to Intel Foundry Services customers on PDKs, DFT / DFM insertion, and ATPG validation methodologies. This critical role supports Aerospace, Defense, and Government (ADG) customers in achieving successful tape-outs while ensuring the highest quality standards through comprehensive DFT solutions and customer engagement.

Key Responsibilities

Customer Technical Support & Collaboration

+ Provide comprehensive DFT tool/flow/methodology support to address customer issues and challenges, ensuring successful tape-outs and maximum customer satisfaction

+ Work closely with internal Intel teams and external stakeholders including foundry customers' design teams, IP providers, and EDA vendors to resolve complex technical issues

+ Deliver customer-facing technical support and guidance on DFT implementation strategies

DFT Methodology & Quality Leadership

+ Drive quality improvements in ASIC DFT / DFM and ATPG validation methodology, capability/flow, and documentation for both block-level and SoC-level implementations

+ Collaborate with RTL and Hard IP designers on DFT / DFM implementation methodology and work with physical designers on DFT / DFM physical implementation, validation, and timing signoff

+ Develop and optimize DFT insertion flows for advanced CMOS processes and multi-die designs

Technical Content Development & Training

+ Develop application notes, comprehensive documentation, and deliver technical training presentations to customers and internal teams

+ Create best practice guidelines and methodology documentation for DFT implementation across various design complexities

+ Support knowledge transfer and capability building for both internal teams and customer organizations

Essential Skills & Attributes

+ Customer-Focused: Strong customer-oriented attitude and mindset with commitment to customer success

+ Self-Motivated: Self-driven and results-oriented with ability to manage multiple complex tasks effectively

+ Collaborative: Excellent teamwork skills to drive innovative solutions for customer design implementation challenges

+ Analytical: Strong analytical problem-solving capabilities for complex DFT challenges

+ Communication: Effective communication skills with experience in collaboration, active listening, and providing constructive technical feedback

Qualifications:

The Minimum qualifications are required to be considered for this position. Minimum qualifications listed below would be obtained through a combination of industry relevant job experience, internship experience and / or schoolwork/classes/research. The preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications

+ US Citizenship required

+ Ability to obtain US Government Security Clearance

+ Bachelor's degree in Electrical Engineering, Computer Engineering, or STEM -related field

+ 3+ years of experience with advanced CMOS processes (22nm and below)

+ 3+ years of combined experience in the following: implementing ASIC DFT / DFM insertion (MBIST, LBIST, SCAN, JTAG) at both ASIC design block level and full chip level, including ATPG validation and DFT timing/signoff at SOC level

+ 2+ years of experience in one or more of the following scripting languages (Python, Perl, Tcl, and/or shell scripting)

Preferred Qualifications

+ Active US Government Security Clearance with a minimum of Secret Level.

+ Post-graduate degree in Electrical/Computer Engineering or STEM -related field

+ Hands-on experience in Design Implementation and methodology (ASIC design, Fullchip Integration, Design Signoff, LVS, DRC, DFX / DFM, Reliability

+ Proficiency with major EDA tools for MBIST insertion, hierarchical SCAN and JTAG insertion, DFT constraint generation and ATPG validation for single die and multi-die designs

+ Experience building/developing quality DFT / DFX insertion flow and ATPG validation flow

+ Experience providing technical direction to engineering teams and customer support

+ Customer-facing experience in technical roles

+ Experience with state-of-the-art process technology (7nm and below) and PDK -based technology evaluation

What We Offer

+ Opportunity to work with cutting-edge DFT technologies for aerospace, defense, and government applications

+ Direct customer engagement and technical leadership in advanced semiconductor design

+ Access to Intel's most advanced foundry technologies and comprehensive EDA tool suites

+ Competitive compensation

+ Professional development in DFT methodologies and foundry services

+ Direct impact on national security through advanced semiconductor technology solutions

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location:

US, Arizona, Phoenix

Additional Locations:

US, California, Santa Clara, US, Oregon, Hillsboro

Business group:

The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.