Senior Memory Verification Engineer - SystemVerilog & UVM
Micron Technology Inc
Micron Technology is seeking a Functional Verification Engineer located in San Jose, California. This role involves applying verification tools to advanced memory designs and collaborating with engineers to enhance design accuracy and quality. Requires a Master's degree in Electrical or Computer Engineering, with 3 years' experience and expertise in System Verilog, along with CAD tools like ncsim and Design Compiler. We provide competitive salary packages and comprehensive benefits aimed at promoting personal wellbeing and professional growth. #J-18808-Ljbffr Micron Technology
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior Memory Verification Engineer - SystemVerilog & UVM in San Jose, CA vacancy
- A leading technology company in San Jose is seeking an experienced Engineer to focus on verification of complex switch designs. Key responsibilities include creating SystemVerilog-based verification environments and executing test plans for RTL and gatesim designs. The...SeniorWork experience placement
- A leading technology company is seeking a Senior Verification Engineer to join their multi-media IP team. The ideal candidate will have at least 5 years of design verification experience, particularly in verifying sophisticated IPs using System Verilog. Responsibilities...Senior
- A leading technology company in Santa Clara is looking for a Design Verification Engineer to ensure the functionality and performance of their SOCs. The role involves developing test plans, collaborating with design teams, and verifying various hardware components. The...Senior
- NVIDIA Corporation is hiring a Senior ASIC Verification Engineer in Santa Clara, California. This position involves verifying designs and implementations... ...+ years of relevant experience, and be proficient in SystemVerilog and UVM. The role provides a competitive salary range of $136...Senior
- ...innovative high-tech startup in Santa Clara seeks a Senior Design Verification Engineer to architect and develop verification environments. The... ...experience in ASIC verification, strong skills in SystemVerilog and UVM, and a passion for solving complex problems. Responsibilities...Senior
- NVIDIA Corporation is seeking a Senior Memory Controller Verification Engineer to join their GPU Memory Subsystem IP verification team in Santa Clara, CA.... ...experience and a strong background in System Verilog and UVM methodology. The position also offers a competitive...Senior
$136k - $218.5k
## Senior Memory Controller Verification EngineerApplylocations: US, CA, Santa Clara: US, MA, Westford: US, TX... ...motivated and creative Senior Verification Engineer for our GPU Memory Subsystem IP... ...Background with System Verilog and UVM based methodology for ASIC...Senior- ...are seeking a high‑impact MTS Design Verification Engineer with strong technical depth, ownership... ...Testbench Development Develop robust UVM‑based testbench architectures for IP,... ...and data‑path IP. Develop high‑quality SystemVerilog components: stimulus generators, agents...
- A leading engineering company is seeking a highly skilled FPGA Verification Engineer in Santa Clara, CA. You will verify complex FPGA designs, collaborating... ...experience in FPGA and strong proficiency in UVM and SystemVerilog. This is a full-time onsite role, requiring a...Full time
$169.7k - $315.1k
Rambus.com is seeking an exceptional SPE Verification Engineer to join our Memory Interface Chip team in San Jose. In this role, you will develop verification environments and collaborate with teams to ensure chip quality throughout the design process. Offering a flexible...SeniorFlexible hours$106.4k - $172.15k
Palo Alto Networks, Inc. is seeking a Design Verification Engineer for our ASIC team in Santa Clara, California. This role focuses on ensuring... ...at least 3 years in ASIC verification, strong skills in SystemVerilog and Python, and experience in networking/cybersecurity....Senior$136k - $218.5k
Senior ASIC Verification Engineer page is loaded## Senior ASIC Verification Engineerlocations: US, CA, Santa... ...strategies and test-planning for memory subsystem units* Collaborate with... ...Programming principles and proficient in SystemVerilog/UVM.* Familiarity with memory subsystem...Senior$150k - $250k
...Job Description Job Description Senior ASIC Verification Engineer Job Title: Senior ASIC Verification... ...SoC Verification, RTL Verification, UVM / SystemVerilog, High-Speed Interconnects (Ethernet, UCIe, PCIe, CXL, UALink), Memory Subsystem Position Overview We...SeniorOngoing contractLocal areaVisa sponsorshipRelocation packageCyberCoders
Santa Clara, CA2 days ago$136k - $218.5k
...leading technology company in Santa Clara is seeking a CPU Verification Engineer to develop test environments and improve verification... ...of experience in CPU verification, and familiarity with SystemVerilog and UVM. The position offers a competitive salary range between...Senior- Expertise in ASIC/SoC verification using HVLs. Knowledge of networking protocols will be an addedadvantage. Expertise in SystemVerilog, System C,Verification Methodologies such as OVM,UVM,etc. Should have worked on at least one full-chip or module-level verification using...Senior
$168k - $264.5k
...us today! We are now looking for a Senior System Verification Engineer to join our Emulation division and... ...Estimation, SpeedBridges, Accelerated UVM Testbenches). Bring up GPUs, SOCs... ...in Verilog and/or VHDL, C/C++ and SystemVerilog. Protocol knowledge of at least one...SeniorWorldwideFlexible hoursNVIDIA
Santa Clara, CA11 hours ago$116k - $189.75k
NVIDIA Corporation in Santa Clara is seeking an ASIC Clocks Verification Engineer to collaborate with ASIC designers and verification... ...in Electrical Engineering and practical experience with SystemVerilog, UVM, and strong scripting skills in Python or Perl. The position...Senior$169.7k - $315.1k
...seeking to hire an exceptional SPE Verification Engineering to join our Memory Interface Chip team in San Jose.... ...and develop test cases/sequences in UVM. Debug functional issues in the... ...experience Proficient in Verilog, systemverilog and UVM. Familiar with Linux environment...SeniorFull timeWork at officeRemote workFlexible hours3 days per week$136k - $218.5k
As a member of our CPU Verification Team, you will be responsible for a portion of the... ...level impact.* Interactions with design engineers and architects to define detailed... ...random verification environment using SystemVerilog and UVM.* Drive stimulus, comprehensive coverage...Senior$149.1k - $215k
## Senior Debug Verification EngineerApplylocations: San Jose, California, United... ...Debug Design Verification Engineer**, you will be responsible... ...cases and test bench using UVM methodology. Capacity could... ...+ years of experience with SystemVerilog language* 8+ years of experience...SeniorWork experience placementLocal areaShift work- ...Job Description Job Description Senior ASIC Verification Engineer (AI Hardware) — Remote (U.S.) — No Visa... ...using System Verilog and UVM Create simulation infrastructure,... ...architectures such as AI accelerators, memory hierarchies, or high-speed interfaces...SeniorRemote workVisa sponsorship
4 Staffing Corp
San Jose, CA15 days ago - A leading semiconductor company in Santa Clara, California, is looking for a Verification Engineer to enhance SystemVerilog/UVM-based testbenches for their Infinity Fabric network. Ideal candidates will have significant experience verifying design blocks and a strong background...
- A leading technology firm in San Jose is seeking a Design Verification Engineer to join its Internal IP DV team. The ideal candidate will develop UVM/SystemVerilog testbenches and ensure robust high-performance custom IPs. Candidates should possess strong debugging skills...SeniorRelocation packageNight shift
- ...impact - we want to talk to you. What you’ll do As a Senior ASIC Design Verification Engineer, you will be responsible for verifying critical... ...practices. Technical Mastery: Advanced skills in SystemVerilog/Verilog, UVM methodology, and C/C++ programming, including...SeniorFlexible hours
$136k - $218.5k
NVIDIA is seeking outstanding Senior Design Verification Engineers with a specialty in tools and automation... ...Experience with verification methodology (UVM or similar)* Exposure to design and... ...Object Oriented Programming with SystemVerilog* Experience with Make based build...Senior- ...-Matrix in Santa Clara is seeking a Senior Staff Design Verification Engineer to join our innovative team. You will work on cutting-edge in-memory computing architecture, contributing... ...passion for AI, bringing skills in SystemVerilog and verification methodologies. This...Senior
$156k - $229k
...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science... ...8 years of experience with design verification. Experience with SystemVerilog. Preferred qualifications:... ...exceptional verification. Using your UVM and SystemVerilog coding and problem...SeniorFull timeWorldwide$100k - $166.75k
NVIDIA Corporation in Santa Clara is seeking a Verification Engineer - New College Grad to verify state-of-the-art memory subsystems. This role involves collaboration with architects and designers to define verification scope and develop infrastructure. Candidates should...$165k - $241.4k
Cisco Systems, Inc. is hiring for an ASIC Verification role based in San Jose, CA. The position requires leading verification methodology and... .... Ideal candidates should have experience in System Verilog, UVM, and team leadership. With a competitive salary ranging from $1...Senior$116k - $189.75k
ASIC Verification Engineer page is loaded## ASIC Verification Engineerlocations... ...infrastructure for memory subsystem units* Collaborate... ...Programming with C++ and/or SystemVerilog* Exposure to design and verification... ..., GDB), and methodologies (UVM or equivalent)* Your work...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Memory Verification Engineer - SystemVerilog & UVM. Be the first to apply!
Related searches
- senior design verification engineer San Jose, CA
- soc design verification engineer San Jose, CA
- validation specialist San Jose, CA
- verification & validation engineer San Jose, CA
- senior verification engineer San Jose, CA
- verification engineer San Jose, CA
- senior validation engineer San Jose, CA
- system verification engineer San Jose, CA
- design verification engineer San Jose, CA
- validation engineer San Jose, CA