Advanced Package Technology, Senior Principal Engineer

About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.Your Team, Your ImpactThe Marvell Advanced Packaging R&D team is responsible for package design and technology development to meet the electrical, mechanical, thermal and system requirements for the next generation high performance computing (HPC), Artificial Intelligence (AI) and networking solutions. The group focuses on signal integrity, power integrity, thermal integrity, mechanical integrity, processability, manufacturability, and reliability, involving high speed signaling and complex power delivery networks (PDNs) requiring innovative and custom solutions to meet constantly evolving customer needs. Many of the new designs require multi-chip, multiple component configurations involving, but not limited to, 2.5D and 3D packages, Co-packaged copper or optics and advanced substrates. Marvell has partnered with the world's leading manufacturers to solve our customer's most challenging designs and integrations with industry-leading packaging technologies.What You Can ExpectJob Responsibilities

• Own the packaging technology roadmap for AI XPU, XPU-attach and Switch
• Define system-level package architecture including chiplet topology, interposer/substrate scaling, power delivery network strategy, and thermal design envelope.
• Architect and evaluate packaging technology choices, including silicon/glass interposers, EMIB/bridge, hybrid bonding, fan-out, and 3D stacking.
• Lead co-design efforts across silicon design, floorplanning, PDN modeling, and mechanical/thermal reliability.
• Work with stakeholders to define and validate advanced design rule roadmap for interposer, substrates and packages.
• Work with vendors to define and validate equipment, process and material roadmap.
• Explore technologies beyond what is currently available, make recommendations, and create and protect IP to maximize performance.
• Explore technology feasibility and create proof-of-concept samples.
• Collaborate with IP, Si design, package design, production and test teams.
• Lead package material selection, substrate stack-up definition, mechanical modeling, and reliability analysis.
• Partner with silicon design teams to co-optimize die floorplan, bump map, TSV, and RDL requirements.
• Support HBM integration strategy (HBM2E / HBM3 / HBM3E) with interposer or bridge-based designs.
• Work with OSATs / Foundry partners to evaluate process capability, manufacturability, yield, and cost.
• Perform signal and power integrity trade-off analysis in partnership with SI/PI teams.
• Drive package qualification and reliability validation to volume readinessWhat We're Looking ForThis position offers significant opportunities for growth, including leading strategic packaging initiatives, mentoring engineering talent, and influencing Marvell's technology roadmap. Leadership experience, either as a people manager or technical lead is a strong plus.
• Experience in advanced package and substrate technologies with deep understanding of process and materials, component and board level reliability, warpage and thermal management.
• Experience in managing substrate and assembly material vendors, substrate manufacturers, OSATs and foundries.
• Bachelor's degree in Mechanical Engineering, Material Science, Electrical Engineering or related fields and 10+ years of related professional experience. OR Master's degree and/or PhD in Electrical Engineering, mechanical Engineering, Material Science, or related fields with 5+ years of experience.Skills needed to be successful in this role:
• Deep understanding of advanced 2.5D/3D package technology including (a) CoWoS-S/R/L, (b) EMIB, (c) CPO, (d) CPC.
• Strong understanding of chip-package interactions and failure mechanism at component and board level, thermal and warpage management.
• Ability to manage programs involving cross-functional teams. Strong interpersonal skills and willingness to learn new things are necessary along with the ability to work with stakeholders in multiple time zones across the globe.
• Strong communication, presentation and documentation skillsThe ideal candidate would have:
• Experience setting roadmaps, not just executing them.
• Demonstrated leadership driving cross-company supplier programs.
• Prior experience in data center AI accelerators, networking silicon, or custom HPC silicon.
• Ability to influence senior stakeholders across architecture, silicon design, system platform engineering, and supply chain
• Understanding of component (substrate, interposer, etc.) and package designs.
• Knowledge of signal integrity and power integrity.
• Board and system level integration.
• Experience with silicon disaggregation and reaggregation and memory integration.
• * Ability to influence suppliers to align their roadmap with company goals.Expected Base Pay Range (USD)193,700 - 286,600, $ per annumThe successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.Additional Compensation and Benefit ElementsMarvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at .Interview IntegrityTo support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.#LI-MM1 Marvell Semiconductor, Inc.