Verification Engineer
LUMILENS
About Lumilens At Lumilens we are building the critical photonics infrastructure that powers tomorrow's AI supercomputing. From chip-to-chip optical interconnects to scalable photonic engines, Lumilens is unlocking a new era of computing faster, cooler, and massively more efficient. We're a well-funded startup backed by Mayfield and led by veterans who've built and scaled some of the most transformative technologies in the industry. This isn't incremental innovation, it's a ground-floor opportunity to rethink the optical layer from the silicon up. The market is moving fast, and we're moving faster. You'll work alongside a team of world-class engineers solving some of the hardest challenges in optics, systems, and scale. Every line of code, every design decision, every breakthrough you help deliver will shape the infrastructure of tomorrow. If you're looking for mission, momentum, and the chance to make an outsized impact, jump on the rocket ship. We're just getting started. About the Role You verify the blocks and subsystems of a first-of-its-kind chiplet - building UVM testbenches, writing tests, and driving coverage to closure. Guided by the verification plan and methodology, you take assigned blocks from testbench bring-up through coverage signoff, and help debug across simulation and emulation. It's a hands-on role with room to grow your scope as the team and the chip mature. What You'll Do
Lumilens is an equal opportunity employer. All qualified applicants will receive consideration without regard to race, color, religion, gender identity, sexual orientation, veteran status, disability, or any other legally protected status.
- Build and extend UVM testbenches (agents, sequences, scoreboards) for assigned blocks and subsystems.
- Write directed and constrained-random tests ; develop functional coverage and drive it to closure.
- Verify the in-house engines against an algorithmic golden model , with programmable error injection and error-pattern coverage.
- Integrate and use VIP (e.g., UCIe) and run compliance, link-training, loopback, and lane-repair scenarios.
- Run regressions, triage failures , and help maintain the CI/regression flow.
- Register (UVM RAL) verification , firmware co-simulation, and boot flows on the MCU subsystem.
- Mixed-signal co-simulation - verifying digital blocks against behavioral / real-number models of analog/mixed-signal blocks.
- Support hardware-assisted verification - bring up and run tests on emulation / FPGA prototyping.
- Participate in gate-level and low-power (UPF) verification during signoff.
- Collaborate with the design, architecture, modelling, and DFT teams as your blocks move through the flow.
- BS or MS in Electrical/Computer Engineering (or equivalent experience).
- 3+ years of ASIC/SoC functional verification.
- Solid UVM/SystemVerilog ; constrained-random and coverage-driven verification.
- Testbench development and coverage closure - building block/subsystem testbenches and driving functional + code coverage to closure.
- Strong debug skills across simulation ; scripting in Python, Perl, or TCL.
- Familiarity with regression/CI flows and failure triage.
- High-speed SerDes, PAM4, or FEC/coding (Reed-Solomon) verification .
- UCIe, PCIe/CXL, Ethernet, or UALink VIP / compliance experience .
- Mixed-signal verification (Verilog-AMS or SV real-number models).
- Hardware-assisted verification - emulation (e.g., Palladium/Veloce) and/or FPGA prototyping (e.g., HAPS/Protium).
- Low-power/UPF and gate-level simulation ; performance-verification methodology.
- Exposure to NICs, Ethernet/IB switches, or cache-coherent fabrics (multi-core / coherent fabric).
- Formal verification for control/interlock logic; portable stimulus.
- Competitive salary commensurate with experience
- Comprehensive benefits package including health, dental, and vision
- Professional development opportunities and certification support
- Access to cutting-edge technology and cloud platforms
- Collaborative work environment with cross-functional teams
Lumilens is an equal opportunity employer. All qualified applicants will receive consideration without regard to race, color, religion, gender identity, sexual orientation, veteran status, disability, or any other legally protected status.
Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the Verification Engineer in San Jose, CA vacancy
- ...Position Details Job Title: Verification Engineer Location: San Jose, California (Onsite) Job Overview The selected engineer will: Led verification efforts for complete FPGA designs in high-end router products. Interpret design specifications...Suggested
$167.1k - $250.7k
...Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group CPU Engineering General Summary: As a Design Verification Engineer, you will work with Chip Architects to validate the concepts of CPU and SOC level micro-architectures...SuggestedWork experience placementWork from home$120k - $192k
...industries, developing ASICs for large and complex cloud computing AI engines, supercomputers, networking, low‑power and advanced wireless solutions. Responsibilities Develop and execute verification plans for IP blocks at both block and system levels. Build and maintain...SuggestedLocal area- ...ASIC Verification Engineer Join a fast-growing, well-funded silicon, systems, and solutions company pioneering a new category of semiconductor called the Trusted Control/Compute Unit (TCU) that combines advanced hardware security, AI driven resilience and efficiency...Suggested
$195k - $265k
...company). The company is in execution mode and has a world-class engineering team with decades of experience in state-of-the-art silicon,... ...to learn more. Key Responsibilities Specialized Verification Strategy: Develop verification infrastructure and test cases...Suggested- ...Job Title – Senior Systems Verification Engineer Location - San Jose, CA Duration – 12+ Months Contract Total Hours/week - 40.00 1st Shift Description: Senior Systems Verification Engineer Must include answers to these questions: 1. What is...Contract workWork experience placementDay shift
$168k - $264.5k
...best work. Come join the team and see how you can make a lasting impact on the world. NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and IP solutions! We are looking for special individuals with desire to deliver innovative...Full timeNight shift- ...Job Title: SoC Design Verification Engineer Location: San Jose, CA Job Description: We are looking for a highly skilled SoC/Performance DV engineer to drive system-level validation and performance characterization of complex SoCs. The role involves...Night shift
$152.5k - $219.2k
...culture with the benefits of working for the leading networking company in the world! What You'll Do As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco's revolutionary data center solutions. You'll architect and develop DV...Full timeTemporary workLocal areaFlexible hours$156.85k - $160k
...Nextgen Technologies Inc., has openings for Design Verification Engineer in San Jose, CA: Job Title: Design Verification Engineer Job Duration: 40 Hours / Week, Permanent position, Full time J ob Duties: Collaborate with design and development teams to understand product...Permanent employmentFull time- ...collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for next-...
- A leading technology company in Santa Clara seeks a CPU Processor Performance Verification Engineer. You'll be responsible for silicon performance verification and collaboration with various teams. Ideal candidates will have experience in performance modeling and expertise...
$168k - $336k
...JR101740 Senior Design Verification Engineer Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence...Full timeLocal areaRelocationShift work$164.47k - $311.89k
...Job Details: Job Description: About the Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis and interconnect IP blocks from planning through signoff. You...InternshipLocal areaImmediate startShift work$152.5k - $219.2k
...differently, experiment more, and work quickly. Join us to power the future of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary data center solutions. You’ll architect and develop DV...Full timeTemporary workLocal areaFlexible hours- ...Design Verification Engineer Responsibilities will include developing the verification environment; developing test plans and verifying the function of the ASIC/FPGA at both the full chip and block level. Skills: - Minimally, we are looking for someone with 1. Min...
$105k - $260k
...Design Verification Engineer Ventana is building the highest-performance RISC-V CPUs on the planet—designed for data center, AI, and edge workloads, with real silicon, not slideware. Our second-generation Veyron core (V2) is on track to ship early next year, featuring...Contract workWork at office$181.1k - $318.4k
...passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple’s premier SOCs. This is a critical job...Relocation$72.59 - $92.59 per hour
...Onsite role Pay: $72.59/HR to $92.59/HR Job Description: We are seeking a skilled and proactive Design Verification Engineer to join our team. The ideal candidate will have a strong background in product design, from concept to production, with proven experience...- ...environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle. THE PERSON: We are seeking a high-impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high-performance ASIC...
$60k - $148.5k
...Job Title: Design Verification Engineer City: Santa Clara State/Province: California Posting Start Date: 5/20/26 Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building...Minimum wageLocal area- ...Design Verification Engineer Rootshell Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking a Design Verification Engineer for one of our clients. Location: Santa Clara, CA – Onsite Job...
$108k - $172.8k
...Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the design of complex custom ASICs and embedded IP, is looking...Local areaWorldwide- ...Design Verification Engineer Location: Sunnyvale, CA Rate: 50/hr W2 Client is Microsoft Required: ~7+ years of ASIC verification experience ~ UVM/System Verilog ~ VCS simulator, Verdi ~2, 3 projects experience with UVM based testbench, coverage closure...
$106.4k - $172.15k
...Design Verification Engineer At Palo Alto Networks®, we're united by a shared mission—to protect our digital way of life. We thrive at the intersection of innovation and impact, solving real-world problems with cutting-edge technology and bold thinking. Here, everyone...Full timeCasual workWork at office- ...Position: Design Verification Engineer Location: Milpitas, CA Contract Type: Contract & Fulltime Senior ASIC Verification Engineer We are seeking experienced Senior Verification Engineers to join our rapidly expanding team, driving breakthrough...Full timeContract work
- ...Job Description Change the world. Love your job. Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of designs for analog and mixed signal electronic parts, components, or integrated circuitry for analog and mixed...Local area
- ...Senior Design Verification Engineer Location: On-site in Santa Clara, CA Job Type: Full-Time Client is an innovative high-tech startup delivering breakthrough infrastructure solutions in AI. With a rapidly growing team and cutting-edge stack, we're building for scale...Full time
$150k - $160k
...Immediate need for a talented Senior Design Verification Engineer . This is a Fulltime opportunity with long-term potential and is located in San Jose, CA (Onsite) . Please review the job description below and contact me ASAP if you are interested. Job ID: 26-1...Full timeLocal areaImmediate start- ...Design Verification Engineer As a Design Verification Engineer, you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Verification Engineer. Be the first to apply!
Related searches
- verification & validation engineer San Jose, CA
- validation engineer San Jose, CA
- design verification engineer San Jose, CA
- computer system validation engineer San Jose, CA
- validation consultant San Jose, CA
- senior design verification engineer San Jose, CA
- verification engineer San Jose, CA
- validation specialist San Jose, CA
- senior verification engineer
- verification & validation engineer

