Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Design Verification Engineer (eInfochips Inc)

Arrow Electronics

Position:
Senior Design Verification Engineer (eInfochips Inc)
Job Description:

What You'll Be Doing:
  • Testbenches: Build scalable verification environments using UVM and SystemVerilog.
  • Planning: Create detailed verification plans from architectural specifications.
  • Execution: Write, run, and debug constrained-random tests and directed tests.
  • Coverage: Define, measure, and close functional and code coverage metrics.
  • Gate-Level: Run gate-level simulations to verify power-up and timing states.
  • Automation: Develop scripts to automate regression runs and triage failures.
What We Are Looking For:
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • Languages: Strong proficiency in SystemVerilog and scripting (Python, Perl, or Tcl).
  • Methodology: Hands-on experience with UVM (Universal Verification Methodology)
  • Tools: Experience with industry-standard simulators Cadence Xcelium preferred, but experience with Synopsys VCS, or Siemens Questa will translate
  • Concepts: Deep understanding of constrained-random verification, assertions (SVA), and functional coverage.
  • Protocols: Knowledge of common protocols like AMBA (AXI/AHB/APB)
Preferred Qualifications
  • Experience with formal verification tools and methodologies.
  • Background in power-aware verification using UPF/CPF.
  • Experience verifying custom ARM or DSP processor cores.
  • Familiarity with emulation platforms like Palladium.
  • Experience with:
    • MMU verification
    • SRAM/ memory subsystem verification
  • Nice-to-have:
    • DSP verification experience
    • Modeling (RNM / behavioral models)
  • Scope of Work
    • Verification at system/subsystem level, using SV/UVM + C-based testing, with emulation (Cadence Palladium).
      • New co-processing subsystem ((with NPU, MMU, SRAM, AXI).
      • Memory subsystem interactions
      • DSP/signal processing
      • SystemVerilog + UVM-based verification
      • C-based test development (processor-in-loop simulation)
      • Use of emulation platforms (Cadence Palladium or similar)
      • Some modeling using Real Number Models (RNM) for analog/digital interaction
  • Key Skills Needed |
    • Strong DV fundamentals
    • Experience with:
      • MMU verification
      • SRAM/memory subsystem verification
      • Bus protocols (AXI transition mentioned)
  • Nice-to-have:
    • DSP verification experience
    • Modeling (RNM / behavioral models)
What's In It for You:

At Arrow, we recognize that financial rewards and great benefits are important aspects of an ideal job. That's why we offer competitive financial compensation, including various compensation plans and a solid benefits package.
  • Medical, Dental, Vision Insurance
  • 401k, With Matching Contributions
  • Short-Term/Long-Term Disability Insurance
  • Health Savings Account (HSA)/Health Reimbursement Account (HRA) Options
  • Paid Time Off (including sick, holiday, vacation, etc.)
  • Tuition Reimbursement
  • Growth Opportunities
  • And more!

Work Arrangement Fully OnSite: Must be able to travel to an Arrow Client office location as requested by Arrow Client leadership.

Location: Complete On-Site at Minneapolis, MN (Preferred)/ Phoenix, AZ

About eInfochips: eInfochips, an Arrow company (Fortune #154), is a leading global provider of product engineering and semiconductor design services. A rich history of over two decades, with over 500+ products developed and 40M deployments in 140 countries, eInfochips continues to fuel technological innovations in multiple verticals. eInfochips has strategic technology partnerships with Qualcomm, NVIDIA, NXP, Analog Devices, Texas Instruments, Amazon, Microsoft and Google to name a few. Along with Arrow's $38B in revenues, 22,000 employees, and 345 locations serving over 80 countries, eInfochips is primed to accelerate connected products innovation for 150,000+ global clients. eInfochips acts as a catalyst to Arrow's Sensor-to-Sunset initiative and offers complete edge-to-cloud capabilities for its clients. Please visit for our portfolio of product engineering services across various industries & verticals.

EEO Statement: Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status. (Arrow EEO/AAP policy)

Location:
US-MN-Minnesota (Remote Employees)

Remote work employees may be required to be present at the closest designated Arrow office for work-related purposes, at the Company's request and sole discretion.
Time Type:
Full time
Job Category:
Engineering Services

EEO Statement:

Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status. (Arrow EEO/AAP policy)

All Arrow job postings are for existing job vacancies. We anticipate this requisition will be open for a minimum of five days, though it may be open for a longer period of time. We encourage your prompt application.
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior Design Verification Engineer (eInfochips Inc) in United States vacancy
  • Position:Physical Design Engineer II (eInfochips Inc)Job Description:What You'll Be Doing:Execute synthesis, PNR, and STA for assigned partitions...  ...across your blocks.Help close EM/IR, drive LEC and physical verification signoff for your partitions in coordination with... 
    Suggested
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    2 days ago
  • Position:Design Verification Engineer (Einfochips)Job Description:Experience: 6+ YearsLocation: San Jose CAJob Description:What candidate will Be Doing:At-least 6+ years of experience in System Verilog HVL and C++/CAt-least 6+ year of experience in UVM.Experience in complete... 
    Suggested
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    6 days ago
  • $124k - $208.4k

     ...world. Come build with us!Role and ResponsibilitiesAs a Senior GPU Design Verification Engineer - GCDV, you will contribute to the verification of top-level...  ..., please click here.* Samsung Electronics America, Inc. and its subsidiaries are committed to employing a diverse... 
    Senior
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  •  ...Senior Design Verification Engineer Location: On-site in Santa Clara, CA Job Type: Full-Time Client is an innovative high-tech startup delivering...  ...and as a team member. About Us: InterSources Inc InterSources Inc, a Certified Diverse Supplier, was founded... 
    Senior
    Full time

    InterSources

    Santa Clara, CA
    18 hours ago
  • $90 per hour

     ...About Ethernovia, Inc. Ethernovia is developing the...  ...We are looking for talented engineers and leaders who have an entrepreneurial...  ...want to drive cutting edge designs from concept to silicon to the future of mobility. Senior ASIC Design Verification Engineer Summary:... 
    Senior
    Flexible hours

    Ethernovia, Inc.

    San Jose, CA
    2 days ago
  •  ...density and bandwidth. Our designs span custom digital and...  ...Bandwidth Memory (HBM) Design Verification team is responsible for...  ...computing applications. As a Senior Design Verification Engineer, you will collaborate...  ...About Micron Technology, Inc.SummaryLocation: Richardson... 
    Senior
    Full time
    Local area
    Immediate start

    Micron

    Richardson, TX
    6 days ago
  •  ...Qualcomm Technologies, Inc. is seeking a Verification Engineer to join its Hexagon DSP AI team. You will verify high-speed CPU/GPU/DSP designs using random test generation methodologies and strive for top quality. The role targets individuals who want to grow into leadership... 
    Senior

    Jobleads-US

    Austin, TX
    1 day ago
  • Snap Inc. seeks a Custom IC Layout Engineer to join the SPECS team working on AR display ICs. You will perform...  ..., collaborate with analog/digital designers, and optimize area, performance...  ...extraction, DFM compliance, and tape-out verification in a fast-paced environment that... 
    Senior
    Remote job

    SNAP, Inc.

    Seattle, WA
    2 days ago
  • $150k - $180k

     ...degree in Electrical or Computer Engineering or a Masters degree in a...  ...: Develop and execute verification plans in collaboration with...  ...LESS More: We are eInfochips, an Arrow company, and a prominent...  ...engineering and semiconductor design services with a rich history... 
    Full time
    Night shift

    Arrow Electronics, Inc.

    San Jose, CA
    14 days ago
  •  ...subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and...  ...management, and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.... 
    Senior

    ACL Digital

    San Jose, CA
    3 days ago
  •  ...play a crucial role in the development and verification of complex systems using System Verilog...  ...a strong understanding of hardware design and verification processes. \n \n Responsibilities...  ...and UVM. \n Collaborate with design engineers to understand specifications and... 
    Senior

    Mirafra Technologies

    West Virginia
    6 days ago
  •  ...over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal processing. Our rockstar team thrives on...  ...an exceptional place to grow your career! Join our silicon design verification team and work closely with digital/analog designers, applications... 
    Senior
    Full time

    Cirrus Logic

    Chandler, AZ
    2 days ago
  • $163k - $236k

    Work with designers, architects, and other stakeholders to come up with detailed test plans...  ...the development process.Plan the verification of multimedia design blocks at subsystem...  ...interacting with architecture and design engineers to identify important verification scenarios... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    3 days ago
  • $136k - $218.5k

     ...work. Come join the team and see how you can make a lasting impact on the world.We're looking for a talented, motivated Senior Design Verification Engineer to join our GPU memory subsystem team in Durham, NC. Looking to join a dynamic team solving complex verification... 
    Senior
    Full time

    Nvidia

    Durham, NC
    2 days ago
  •  ...over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal processing. Our rockstar team thrives on...  ...grow your career! We are seeking an experienced and innovative Design Verification Engineer to join a world-class silicon design verification... 
    Senior
    Full time

    Cirrus Logic

    Greensboro, NC
    2 days ago
  • $168k - $264.5k

     .... Come join the team and see how you can make a lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator. This position offers the opportunity to have real... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $163k - $236k

    Lead comprehensive verification strategies and signoff for complex blocks where the source is...  ...quality from HLS code to generated RTL.Design and maintain advanced environments, including...  ...for verifiability and mentor junior engineers on the nuances of HLS verification.Minimum... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    5 days ago
  • $122.44k - $232.19k

     ...workloads.Position OverviewWe are seeking experienced pre-silicon verification engineers who are passionate about driving innovation at the...  ...hardware implementation. Working closely with architecture, design, and software teams, you will help drive verification strategies... 
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Folsom, CA
    3 days ago
  •  ...advance faster than ever.Micron’s DRAM Design Engineering Group (DDEG) is where innovation meets...  ...learning-focused environment.As a Design Verification Engineer, you will help develop next-...  ...website in the About Micron Technology, Inc.SummaryLocation: Boise, ID - Main SiteType... 
    Senior
    Full time
    Local area
    Immediate start

    Micron

    Boise, ID
    3 days ago
  •  ...leading provider of high-performance electronic trading and capital markets infrastructure solutions. We are seeking a Senior Design Verification Engineer to enhance our innovative technology used by tier-1 financial institutions. Responsibilities: Verify and... 
    Senior

    AnySilicon

    Eastern, KY
    5 days ago
  • $164.47k - $311.89k

    Job Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis and interconnect IP blocks from planning through signoff. You will drive... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $129.2k - $209k

     ...problem-solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    4 days ago
  •  ...Senior Design Verification Engineer Location: Mountainview, California (Complete onsite) What candidate will be doing: Strong expertise along-with complex SoC/IP debug is must At-least 5+ years of experience in System Verilog HVL and C/C++. AMBA AXI bus... 
    Senior

    Kasmo Global

    El Centro, CA
    5 days ago
  •  ...Job Description: We are seeking a skilled Design Verification Engineer with strong expertise in System Verilog (SV) and UVM methodologies to join our team. The ideal candidate will have hands-on experience in developing, updating, and debugging verification... 
    Senior

    CivicMinds, Inc

    San Diego, CA
    4 days ago
  • $122.44k - $232.19k

     ...TeamYou’ll join Intel’s All Cores Engineering (ACE) organization, the team responsible for designing and delivering Intel’s...  ...solutions.This is a hands‑on senior engineering role with direct impact...  ...You’ll DoAs a Senior CPU Design Verification Engineer you will play a... 
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Phoenix, AZ
    4 days ago
  • Senior ASIC Design Verification Engineer - SlingshotThis role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office.Who We Are:Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people... 
    Senior
    Full time
    Work experience placement
    Work at office
    Local area
    Immediate start
    2 days per week

    Hewlett Packard Enterprise

    Minneapolis, MN
    3 days ago
  • $148.5k - $165k

     ...tailored architectures to meet their unique infrastructure requirements. Discover more at Role Overview As a Senior Design Verification Engineer, you will help define and deliver robust verification for next-generation connectivity silicon that enables rack-... 
    Senior
    Flexible hours

    Astera Labs

    San Jose, CA
    5 days ago
  •  ...Senior Design Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office. Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work.... 
    Senior
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    4 days ago
  • $250k - $300k

     ...ultra high-speed inference.Key ResponsibilitiesWork with architects, designers, post silicon and software engineers to ensure a high-quality design that works first silicon.Develop and implement verification strategies, detailed tests and coverage plans based on micro-... 
    Senior

    Cerebras Systems

    Sunnyvale, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Design Verification Engineer (eInfochips Inc). Be the first to apply!