Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Design Verification Engineer (eInfochips Inc)

Arrow Electronics

Position:
Senior Design Verification Engineer (eInfochips Inc)
Job Description:

What You'll Be Doing:
  • Testbenches: Build scalable verification environments using UVM and SystemVerilog.
  • Planning: Create detailed verification plans from architectural specifications.
  • Execution: Write, run, and debug constrained-random tests and directed tests.
  • Coverage: Define, measure, and close functional and code coverage metrics.
  • Gate-Level: Run gate-level simulations to verify power-up and timing states.
  • Automation: Develop scripts to automate regression runs and triage failures.
What We Are Looking For:
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • Languages: Strong proficiency in SystemVerilog and scripting (Python, Perl, or Tcl).
  • Methodology: Hands-on experience with UVM (Universal Verification Methodology)
  • Tools: Experience with industry-standard simulators Cadence Xcelium preferred, but experience with Synopsys VCS, or Siemens Questa will translate
  • Concepts: Deep understanding of constrained-random verification, assertions (SVA), and functional coverage.
  • Protocols: Knowledge of common protocols like AMBA (AXI/AHB/APB)
Preferred Qualifications
  • Experience with formal verification tools and methodologies.
  • Background in power-aware verification using UPF/CPF.
  • Experience verifying custom ARM or DSP processor cores.
  • Familiarity with emulation platforms like Palladium.
  • Experience with:
    • MMU verification
    • SRAM/ memory subsystem verification
  • Nice-to-have:
    • DSP verification experience
    • Modeling (RNM / behavioral models)
  • Scope of Work
    • Verification at system/subsystem level, using SV/UVM + C-based testing, with emulation (Cadence Palladium).
      • New co-processing subsystem ((with NPU, MMU, SRAM, AXI).
      • Memory subsystem interactions
      • DSP/signal processing
      • SystemVerilog + UVM-based verification
      • C-based test development (processor-in-loop simulation)
      • Use of emulation platforms (Cadence Palladium or similar)
      • Some modeling using Real Number Models (RNM) for analog/digital interaction
  • Key Skills Needed |
    • Strong DV fundamentals
    • Experience with:
      • MMU verification
      • SRAM/memory subsystem verification
      • Bus protocols (AXI transition mentioned)
  • Nice-to-have:
    • DSP verification experience
    • Modeling (RNM / behavioral models)
What's In It for You:

At Arrow, we recognize that financial rewards and great benefits are important aspects of an ideal job. That's why we offer competitive financial compensation, including various compensation plans and a solid benefits package.
  • Medical, Dental, Vision Insurance
  • 401k, With Matching Contributions
  • Short-Term/Long-Term Disability Insurance
  • Health Savings Account (HSA)/Health Reimbursement Account (HRA) Options
  • Paid Time Off (including sick, holiday, vacation, etc.)
  • Tuition Reimbursement
  • Growth Opportunities
  • And more!

Work Arrangement Fully OnSite: Must be able to travel to an Arrow Client office location as requested by Arrow Client leadership.

Location: Complete On-Site at Minneapolis, MN (Preferred)/ Phoenix, AZ

About eInfochips: eInfochips, an Arrow company (Fortune #154), is a leading global provider of product engineering and semiconductor design services. A rich history of over two decades, with over 500+ products developed and 40M deployments in 140 countries, eInfochips continues to fuel technological innovations in multiple verticals. eInfochips has strategic technology partnerships with Qualcomm, NVIDIA, NXP, Analog Devices, Texas Instruments, Amazon, Microsoft and Google to name a few. Along with Arrow's $38B in revenues, 22,000 employees, and 345 locations serving over 80 countries, eInfochips is primed to accelerate connected products innovation for 150,000+ global clients. eInfochips acts as a catalyst to Arrow's Sensor-to-Sunset initiative and offers complete edge-to-cloud capabilities for its clients. Please visit for our portfolio of product engineering services across various industries & verticals.

EEO Statement: Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status. (Arrow EEO/AAP policy)

Location:
US-MN-Minnesota (Remote Employees)

Remote work employees may be required to be present at the closest designated Arrow office for work-related purposes, at the Company's request and sole discretion.
Time Type:
Full time
Job Category:
Engineering Services

EEO Statement:

Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status. (Arrow EEO/AAP policy)

All Arrow job postings are for existing job vacancies. We anticipate this requisition will be open for a minimum of five days, though it may be open for a longer period of time. We encourage your prompt application.
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Senior Design Verification Engineer (eInfochips Inc) in United States vacancy
  • $95.9k - $149.6k

     ...Looking For: ~ Execute complete verification project in the role senior engineer with hands on experience,...  ...(complete Onsite) About eInfochips: eInfochips, an Arrow company (Fortune...  ...engineering and semiconductor design services. A rich history of over... 
    Suggested
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Night shift
    San Jose, CA
    a month ago
  • Position:Physical Design Engineer II (eInfochips Inc)Job Description:What You'll Be Doing:Execute synthesis, PNR, and STA for assigned partitions...  ...across your blocks.Help close EM/IR, drive LEC and physical verification signoff for your partitions in coordination with... 
    Suggested
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    4 days ago
  • Position:Design Verification Engineer (Einfochips)Job Description:Experience: 6+ YearsLocation: San Jose CAJob Description:What candidate will Be Doing:At-least 6+ years of experience in System Verilog HVL and C++/CAt-least 6+ year of experience in UVM.Experience in complete... 
    Suggested
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    3 days ago
  • $134.6k - $165.62k

    About Analog DevicesAnalog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and...  ...LinkedIn and X.Employer: Analog Devices, Inc. Job Title: Senior Engineer, Design Verification EngineeringJob Requisition: 1010.930.3 / R263430 Job Location... 
    Senior
    Permanent employment
    Full time
    Work experience placement
    Work at office
    Remote work
    Day shift

    Analog Devices

    Wilmington, MA
    1 day ago
  •  ...density and bandwidth. Our designs span custom digital and...  ...Bandwidth Memory (HBM) Design Verification team is responsible for...  ...computing applications. As a Senior Design Verification Engineer, you will collaborate...  ...About Micron Technology, Inc.SummaryLocation: Richardson... 
    Senior
    Full time
    Local area
    Immediate start

    Micron

    Richardson, TX
    3 days ago
  •  ...Delivery Manager at Infobahn Softworld Inc PREFERRED EXPERIENCE: Experience...  ..., System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience...  ...Collaborate with architects, hardware engineers, and firmware engineers to understand... 
    Senior

    Infobahn Softworld

    Santa Clara, CA
    4 days ago
  • AMD is hiring Sr. Silicon Design Engineer to research, design, develop, and test electronic components...  ...fabrication. You will lead definition, verification, and documentation for ASIC development...  ...one year of verification experience. #J-18808-Ljbffr Advanced Micro Devices, Inc.
    Senior

    Advanced Micro Devices, Inc.

    Austin, TX
    1 day ago
  •  ...subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and...  ...management, and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.... 
    Senior

    ACL Digital

    San Jose, CA
    23 hours ago
  •  ...over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal processing. Our rockstar team thrives on...  ...grow your career! We are seeking an experienced and innovative Design Verification Engineer to join a world-class silicon design verification... 
    Senior
    Full time

    Cirrus Logic

    Greensboro, NC
    4 days ago
  •  ...over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal processing. Our rockstar team thrives on...  ...an exceptional place to grow your career! Join our silicon design verification team and work closely with digital/analog designers, applications... 
    Senior
    Full time

    Cirrus Logic

    Chandler, AZ
    4 days ago
  • $163k - $237k

    Verify designs using verification techniques and methodologies.Work cross-functionally to debug failures and verify the functional correctness...  ....Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field,... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $163k - $237k

    Develop verification plans and test plans for digital intellectual properties (IPs) and subsystems...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...and subsystems.Experience working with design verification (DV) testbenches or... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $136k - $218.5k

     ...work. Come join the team and see how you can make a lasting impact on the world.We're looking for a talented, motivated Senior Design Verification Engineer to join our GPU memory subsystem team in Durham, NC. Looking to join a dynamic team solving complex verification... 
    Senior
    Full time

    Nvidia

    Durham, NC
    4 days ago
  • $163k - $237k

     ...and programmable IPs.Drive verification excellence by implementing sophisticated...  ...and coverage models designed to track, manage, and close...  ...guide junior verification engineers on design verification (DV)...  ...efficiency, and integration.As an Senior ASIC Design Verification... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $163k - $236k

    Lead comprehensive verification strategies and signoff for complex blocks where the source is...  ...quality from HLS code to generated RTL.Design and maintain advanced environments, including...  ...for verifiability and mentor junior engineers on the nuances of HLS verification.Minimum... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    4 days ago
  • $136k - $218.5k

    We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     .... Come join the team and see how you can make a lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator. This position offers the opportunity to have real... 
    Senior
    Full time
    Remote work

    Nvidia

    Texas
    4 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Senior
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...faster than ever.We build the verification foundation that ensures...  ...exactly as intended. Our ASIC Design Verification team develops robust...  ...Master's degree in Electrical Engineering or Computer Engineering, or...  ...the About Micron Technology, Inc.SummaryLocation: Minneapolis,... 
    Senior
    Local area
    Immediate start

    Micron

    Minneapolis, MN
    3 days ago
  • $164.47k - $269.1k

    Job Details:Job Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead verification efforts for complex system-on-chip (SoC) designs that enable Intel's next generation of client computing and AI technologies. You will drive verification... 
    Senior
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  •  ...increasing memory density and bandwidth. Our designs span custom digital and RTL2GDS flows,...  ...per bit in the industry.Join us as a Senior Verification Engineer and contribute to modular, scalable...  ...in the About Micron Technology, Inc.SummaryLocation: Richardson, TXType: Full... 
    Senior
    Full time
    Local area
    Immediate start

    Micron

    Richardson, TX
    18 hours ago
  • $164.47k - $311.89k

    Job Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis and interconnect IP blocks from planning through signoff. You will drive... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $119.8k - $234.7k

     ...MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud...  ...and partners worldwide and we are looking for a Senior PCIe IP Design Verification Engineer to help achieve that mission.The Compute... 
    Senior
    Ongoing contract
    Permanent employment
    Internship
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Hillsboro, OR
    4 days ago
  • $122.44k - $232.19k

     ...TeamYou’ll join Intel’s All Cores Engineering (ACE) organization, the team responsible for designing and delivering Intel’s...  ...solutions.This is a hands‑on senior engineering role with direct impact...  ...You’ll DoAs a Senior CPU Design Verification Engineer you will play a... 
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Phoenix, AZ
    3 days ago
  • $119.8k - $234.7k

     ...Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s...  ...AI Silicon Engineering (AISiE) SoC Design Verification team is instrumental in defining and...  ...infrastructure. We are looking for a Senior Design Verification Engineer to join the... 
    Senior
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    4 days ago
  • $167.7k - $245.2k

     ...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ..., experiment more, and work quickly. As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $119.8k - $234.7k

     ..., and this position presents a unique opportunity to contribute meaningfully to a transformative technology.As a Senior Quantum Design Verification Engineer in the Quantum 1st Party Hardware System-on-a-Chip (SoC) team, you will play a critical leadership role in advancing... 
    Senior
    Ongoing contract
    Permanent employment
    Local area

    Microsoft

    Redmond, WA
    2 days ago
  •  ...possibilities of AI. Location:Hybrid, working onsite at our Santa Clara, CA headquarters 3 days per week.The role:Senior Staff Design Verification Engineer What you will do:We want to build a company and a culture that sustains the tests of time. We offer the candidate... 
    Senior
    3 days per week

    d-Matrix

    Santa Clara, CA
    4 days ago
  •  ...applications for AI, and this project is a critical part of our future product roadmap! Our group is seeking dedicated design verification engineers capable of completing our next generation of products!Responsibilities:Build and maintain detailed verification plans and... 
    Senior
    Work at office
    Local area

    ARM

    Austin, TX
    4 days ago
  •  ...solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning,...  ....Job Description:About the RoleSiFive is looking for a Senior Staff Design Verification Engineer to lead verification of a next-generation cache-... 
    Senior
    Full time
    Immediate start

    SiFive

    Austin, TX
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Design Verification Engineer (eInfochips Inc). Be the first to apply!