Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Engineer

$167.7k - $245.2k

Cisco Systems

The application window is expected to close on: 11/29/2026This position will require to work onsite 4 days a week in the San Jose locationMeet the TeamThe Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms—like Silicon One—are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.Your Impact• Drives the definition, architecture and design and verification of high performance ASICs• Owns complex or multiple functional areas• Develops reusable code for future projects• Creates re-usable code• Debugs at ASIC, SW, HW level• Works with ASIC and Apps, with limited external scope• Leads design and DV work by solving block level issues and participates in chip level issue resolution• Drives reviews and recognizes areas of architectural concerns• Defines new verification methodologies• Helps in lab bring up• Leads code reviews at platform level•Identifies, designs and implements power saving solutionsMinimum QualificationsBachelors + 7 years of related experience, or Masters + 4 years of related experience, or PhD + 2 years of related experienceExperience with ASIC design and verification processes (with System Verilog), debugging, methodology, and tools.Preferred QualificationsExperience with dashboard management for regression, coverage, test list completion and other DV statistics.Post-silicon lab bring-up experience.Experience in leading the verification methodology (in UVM) of clusters/subsystems or full chip level for ASIC.Experience using emulation platforms such as Veloce, Palladium, Zebu, or HAPSExperience with Linux, C/C++, and/or Python/Perl.Experience in Networking.Why Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Message to applicants applying to work in the U.S. and/or Canada:The starting salary range posted for this position is $167,700.00 to $245,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by CiscoNon-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employeesExempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the nextAdditional paid time away may be requested to deal with critical or emergency issues for family membersOptional 10 paid days per full calendar year to volunteerFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:.75% of incentive target for each 1% of revenue attainment up to 50% of quota;1.5% of incentive target for each 1% of attainment between 50% and 75%;1% of incentive target for each 1% of attainment between 75% and 100%; andOnce performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.The applicable full salary ranges for this position, by specific state, are listed below:New York City Metro Area:$167,700.00 - $282,000.00Non-Metro New York state & Washington state:$149,100.00 - $250,900.00* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.Job SummaryJob number: 2022496Date posted : 2026-09-04Profession: Product and EngineeringEmployment type: Full time

Vacancy posted 6 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC Engineer in San Jose, CA vacancy
  • $136k - $218.5k

     ...their best work. Come join the team and see how you can make a lasting impact on the world.We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us today!... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    7 days ago
  • Palo Alto Networks, Inc. is seeking a Senior/Lead ASIC Emulation Engineer to drive emulation architecture, verify complex SoCs, and bridge hardware design with software bring-up. You will collaborate with Design, Verification, and Software teams, build scalable emulation... 
    Senior

    Palo Alto Networks, Inc.

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    We are now looking for a Senior ASIC Power Engineer!NVIDIA is seeking extraordinary power engineers to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position offers the opportunity to have real impact... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    7 days ago
  • NVIDIA in Santa Clara is seeking an ASIC Timing Engineer to drive timing analysis and closure for GPUs, CPUs, LPUs and SoCs. You will work with RTL, DFX, clocks teams to devise timing strategies and implement ECOs. We value hands-on STA, timing convergence, and power optimization... 
    Senior
    Full time

    NVIDIA

    Santa Clara, CA
    2 hours ago
  • $136k - $218.5k

    NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the world’s leading GPUs. In this role, you will be doing unit level verification of the process scheduling and system interface hardware of the GPU. This position will be working across many NVIDIA teams... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    3 days ago
  • Palo Alto Networks is seeking a Senior/Lead ASIC Emulation Engineer to drive execution, verification, and validation of high-complexity network security processors on state-of-the-art emulation and FPGA prototyping platforms. You will bridge pre-silicon hardware design,... 
    Senior

    Palo Alto Networks

    Santa Clara, CA
    2 hours ago
  • $136k - $218.5k

    NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity to have a real impact in a dynamic, technology-focused company impacting product lines... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • SiFive is seeking a senior power analysis engineer to develop and deploy methodologies for measuring and analyzing IP power consumption. You will correlate...  ...in power benchmarking and modeling, plus experience in ASIC power analysis and HW/SW development. Strong problem-... 
    Senior

    Devopsroles

    Santa Clara, CA
    1 day ago
  •  ...About the job Senior ASIC Verification Engineer (AI Hardware) Senior ASIC Verification Engineer (AI Hardware) - Remote (U.S.) - No Visa Sponsorship Overview Our client an AI / Compute company of the verge of being the next Nvidia is looking for an experienced... 
    Senior
    Remote work
    Visa sponsorship

    4 Staffing Corp

    San Jose, CA
    3 days ago
  • NVIDIA Corporation is seeking elite ASIC Verification Engineers to verify the design and implementation of the world’s leading GPUs. You will verify ASIC design, architecture, golden models, and micro-architecture using advanced methods, and collaborate with cross-functional... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...JR2023827 NVIDIA is actively searching for talented Senior Verification Engineers to ensure the integrity and excellence of our industry-leading...  ...-chip. What You’ll Be Doing: As a key member of our ASIC Verification team, you will verify the design and implementation... 
    Senior
    Full time

    NVIDIA

    Santa Clara, CA
    5 days ago
  • $168k - $264.5k

     ...their best work. Come join the team and see how you can make a lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator. This position offers the... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...work. Come join the team and see how you can make a lasting impact on the world.NVIDIA is seeking a Senior ASIC Compose Verification Infrastructure and Tools Engineer to advance the systems that qualify, integrate, and deliver complex ASIC IP across multiple products.... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...NVIDIA is seeking elite ASIC Verification Engineers to verify the design and implementation of the world’s leading GPUs. This position offers the opportunity to have real impact in a dynamic and technology-focused company, with your work influencing product lines ranging... 
    Senior

    NVIDIA

    Santa Clara, CA
    2 days ago
  •  ...Our client is seeking a Senior ASIC Verification Engineer to join their team. As a Senior ASIC Verification Engineer, you will be part of the engineering organization supporting the DFT and ASIC verification efforts for next-generation coherent optical communications... 
    Senior
    Weekly pay
    Temporary work
    For contractors
    Immediate start
    Relocation
    Flexible hours

    Manpower Group Inc.

    San Jose, CA
    1 day ago
  • $129.2k - $209k

     ...stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry-leading... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    5 days ago
  • $200k - $300k

     ...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    4 days ago
  • Tensordyne, a Sunnyvale-based AI system solutions company, is seeking a senior ASIC STA lead to drive frontend physical design and timing closure across full-chip and block-level workstreams. You will collaborate with a global team, develop scalable STA workflows, and optimize... 
    Senior

    Tensordyne

    Sunnyvale, CA
    3 days ago
  • Hewlett Packard Enterprise Development LP is seeking a Senior ASIC Verification Engineer to lead VLSI verification efforts in a hybrid work model. You’ll design, validate and optimize complex ASIC blocks, mentor engineers, and collaborate with SW and logic teams to ensure... 
    Senior

    Hewlett Packard Enterprise Development LP

    Sunnyvale, CA
    4 days ago
  • Hewlett Packard Enterprise is seeking a Senior ASIC Verification Engineer to shape verification strategy for complex VLSI blocks in a hybrid work setting in California. The role leads teams, designs testbenches, and collaborates with SW and design peers to ensure robust... 
    Senior

    HITEC

    Sunnyvale, CA
    4 days ago
  • $168k - $264.5k

     ...lasting impact on the world.We are seeking an innovative Senior STA Signoff Methodology Engineer to help drive sign-off strategies for the world's...  ...or equivalent experience, with 8 years of experience in ASIC design and timing.Solid understanding of RC extraction,... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • $163k - $236k

     ...understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance...  ...in verifying digital logic at RTL using SystemVerilog/UVM for ASICs.Preferred qualifications:Master's degree or PhD in Electrical... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    6 days ago
  • $158.5k - $321k

     ...Senior ASIC Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people... 
    Senior
    Work experience placement
    Work at office
    Local area
    Immediate start
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    4 days ago
  • $138k - $206k

     ...this goal, we collaborate closely with both hardware and software engineers to identify and address the unique challenges posed by AI/ML...  ...FPGA prototyping and large-scale hardware emulation of complex ASIC/SoC designs.Hands-on experience with large-scale emulation platforms... 
    Senior
    Work at office
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    7 days ago
  •  ...Senior Signal Integrity Engineer At Nexthop AI, we are searching for an experienced Signal Integrity Engineer to own the high-speed channel design...  ...at 224G PAM4 per lane and beyond, and defend them against ASIC SerDes capability, module requirements, and cost and manufacturability... 
    Senior
    Work at office

    Nexthop AI

    Santa Clara, CA
    5 days ago
  • $168k - $264.5k

     ...intelligence. Make the choice to join us today. Design-for-Test Engineering at NVIDIA works on groundbreaking innovations involving...  ...-functional teams like system architecture, chip architecture, ASIC design, verification, CAD, VLSI, SW development, and Operations... 
    Senior
    Full time

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $120k - $220k

     ...our overall quality of life. We are seeking a Senior Design-for-Test (DFT) Engineer to join our SoC design team. In this role, you will be responsible...  ...experience in Design-for-Test (DFT) for complex digital ASICs or SoCs • Hands-on experience with industry-standard... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    eSpace

    Saratoga, CA
    2 days ago
  • $168k - $264.5k

     ...world.We want a skilled and motivated Implementation Methodology Engineer for NVIDIA's elite VLSI team. This role involves owning...  ...equivalent experience.6+ years of hands-on proven experience in ASIC implementation methodology and EDA tool/flow development.Deep, practical... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $159k - $239k

     ...Category Engineering Hire Type Employee Job ID 18604 Base Salary Range $159000-$239000...  ...computer engineering with 8+ years of hands-on ASIC verification experience Deep...  ...of RTL You are comfortable being the senior technical voice in a room, whether that is... 
    Senior
    Remote work

    Synopsys Inc

    Sunnyvale, CA
    a month ago
  • $136k - $218.5k

     ...Come join the team and see how you can make a lasting impact on the world.Our team develops the software that powers how NVIDIA's ASIC engineers design chips — building tools, automating flows, and co-developing with EDA vendors to push design methodology toward Speed of... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    7 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Engineer. Be the first to apply!