DFT Engineers

DFT Engineers

Location: Santa Clara, California

Remote/Onsite: Onsite

Types of Hire: Fulltime

Years of hands-on experience in DFT and ATPG for SoC or ASIC designs

Strong understanding of DFT fundamentals including controllability, observability, and scan-based testing

Proven expertise in ATPG pattern generation, analysis, and debug

Experience with MBIST, including memory test architectures and diagnostics

Knowledge of IO Test methodologies for interface and pin level validation

Solid understanding of clock DFT and clock verification concepts

Strong grasp of digital design and RTL fundamentals

Experience with industry standard DFT/ATPG EDA tools

Ability to work effectively in fast paced, high performance semiconductor programs

Strong analytical, problem solving, and communication skills

Qualification: BE

Disclaimer: E-Solutions Inc. provides equal employment opportunities (EEO) to all employees and applicants for employment without regard to race, color, religion, gender, sexual orientation, gender identity or expression, national origin, age, disability, genetic information, marital status, amnesty, or status as a covered veteran in accordance with applicable federal, state and local laws. We especially invite women, minorities, veterans, and individuals with disabilities to apply. EEO/AA/M/F/Vet/Disability.