Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

IP Design Verification Engineer

$141.91k - $200.34k

Intel

Job Details:Job Description: The world is transforming - and so is Intel. Here at Intel, we believe the world needs technology that can enrich the lives of every person on earth. We work every single day to design and manufacture silicon products that empower people's lives.Do you love to solve technical challenges? Do you enjoy working with cross functional teams to deliver solutions for products ? If so, come join us to do something wonderful.As an IP Verification Engineer, you will be working on UCIe Mixed-Signal IP delivering to multiple Server SoCs.A successful candidate will have proven experience demonstrating the following skills and behavioral traits:Analytical and problem-solving skillsVerbal/written communication skillsEffective team player with continuous learning mindsetWillingness to balance multiple tasksWillingness to work in a fast-paced environment and have as much fun and growth as possible in the processThe primary responsibilities for this role will include, but are not limited to:Test bench development, directed/constrained random test generation in UVMClosely working with design team to review specifications and architecture, define verification plan, coverage, and improve methodologyRun RTL and gate level functional verification, debug failures, and analyze coverageSupport mixed-signal verification using Verilog models of analog IPQualifications:Minimum Qualifications:Minimum qualifications are required to be initially considered for this position.The candidate must have a Bachelor's degree in Electrical/Computer Engineering or Computer Science and 5+ years of experience -OR- Master's degree in Electrical/Computer Engineering or Computer Science and 3+ years of experience -OR- PhD in Electrical/Computer Engineering or Computer Science and 2+ years of experienceRelevant Work experience include:IP or SoC verification experience using System Verilog/UVMReading and interpreting technical specs and Register Transfer Level (RTL) code for debugImplementation of verification environments that include use of constrained-random stimulusCode/Functional Coverage analysisWriting System Verilog Assertions (SVA)Preferred Qualifications:Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.Mixed-Signal VerificationExperience with UCIe or PCIe or I/OJob Type:Experienced HireShift:Shift 1 (United States of America)Primary Location: US, California, Santa ClaraAdditional Locations:US, Oregon, HillsboroPosting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefitsWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the US: $141,910.00-200,340.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.Work Model for this RoleThis role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.SummaryLocation: US, California, Santa Clara; US, Oregon, HillsboroType: Full time

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the IP Design Verification Engineer in Santa Clara, CA vacancy
  • $2,000 per month

     ...for frontier intelligence. We co-design chips, racks, software, and manufacturing...  ...investors and staffed by leading engineers, Etched is redefining the...  ...Summary We are seeking a Design Verification Engineer to join our Internal IP DV team. You will ensure the custom... 
    Suggested
    Work at office
    Relocation package
    Night shift

    Etched

    San Jose, CA
    23 days ago
  • $2,000 per month

     ...for frontier intelligence. We co-design chips, racks, software, and manufacturing...  ...investors and staffed by leading engineers, Etched is redefining the...  ...Summary We are seeking a Design Verification Engineer to join our Interface IP DV team. You will work with architects... 
    Suggested
    Work at office
    Relocation package

    Etched

    San Jose, CA
    29 days ago
  • $143.8k - $230k

     ...Candidate Account, please Sign-In before you apply. Job Description: Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the design of complex custom ASICs and embedded IP, is looking for an experienced verification engineer that will... 
    Suggested
    Full time
    Local area
    Worldwide

    Broadcom

    San Jose, CA
    1 day ago
  • $119.8k - $258k

     ...We are looking for a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. This role involves close collaboration with design and architecture teams to verify complex digital systems. Responsibilities Develop and execute... 
    Suggested
    Full time

    Sintegra

    Sunnyvale, CA
    1 day ago
  • $80 - $90 per hour

     ...Solutions We are looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will be...  ...market. Be a part of a team that delivers Industry leading IP and help our experts in RTL, FW, circuit, and architecture... 
    Suggested
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    1 day ago
  •  ...communication for millions of users worldwide. **Description** As a Design Verification Engineer, you'll be at the center of our silicon design group's...  ...and directed test cases that thoroughly validate complex IP and subsystem designs, working closely with multi-... 
    Worldwide
    Night shift

    Apple

    Sunnyvale, CA
    4 days ago
  • $97.7k - $182.62k

     ...message the job poster from Capgemini Engineering About the Job You're Considering Join a...  ...collaborative and forward-thinking team as a Design Verification Engineer, contributing to the...  ...environments using SystemVerilog and UVM for IP and SoC designs. Develop test plans and... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    5 days ago
  •  ...Join to apply for the Design Verification Engineer role at Quest Global Quest Global delivers world‑class end‑to‑end engineering solutions by leveraging...  ...board development. What You Will Bring Experience in block/IP/sub‑system level verification of SoC IPs and peripherals,... 
    Full time

    QuEST Global

    San Jose, CA
    3 days ago
  • $130k - $192k

     ...Semiconductor Recruiting. Functional verification of complex designs. Responsible for verification from test...  ...expertise with Interface IP designs. Beneficial areas would include...  ...Full-time Job function Job function Engineering and Design Industries Semiconductor Manufacturing... 
    Full time
    H1b

    Tara Technical Solutions (TTS)

    San Jose, CA
    3 days ago
  •  ...of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and...  ...model). You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design and architecture... 

    Apple

    Santa Clara, CA
    1 day ago
  • $180k - $230k

     ...We are looking for talented engineers and leaders who have an entrepreneurial...  ...and want to drive their design from concept to silicon to...  .... Summary: As a Senior ASIC Verification Engineer, you will be responsible...  ...MAC, PHY, Switching, TCP/IP, security, PCIe and other industry... 
    Flexible hours

    Ethernovia

    San Jose, CA
    5 days ago
  • $152.5k - $219.2k

     ...help each other grow. Because full product development-from design to qualification to production-is within our team, we're able...  ...of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco's revolutionary... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    2 days ago
  •  ...Opportunity: We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on state of the art...  ...you will be responsible for the verification of complex FPGA designs, ensuring their functionality, performance, and reliability.... 
    Contract work

    CirrusLabs

    Santa Clara, CA
    5 days ago
  • $142.2k - $213.4k

     ...Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group CPU...  ...you will work with chip architects, chip designers, implementation engineers and test engineers...  ...defining and implementing SOC level verification on large designs. ~ Experience in... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    2 days ago
  •  ...Position: Design Verification Engineer (Einfochips) Job Description: Experience: 6+ Years Location: San Jose CA Job Description: What candidate will Be Doing: At-least 6+ years of experience in System Verilog HVL and C++/C At-least... 
    Full time
    Temporary work
    Work at office

    Arrow ECS

    San Jose, CA
    5 days ago
  •  ...Position: Design Verification Engineer (eInfochips Inc) Remember to check your CV before applying Also, ensure you read through all the requirements related to this role. Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Night shift

    Arrow ECS

    San Jose, CA
    2 days ago
  •  ...detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power...  ...all the things they love with their devices. The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT... 

    Apple

    Cupertino, CA
    3 days ago
  •  ...Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background...  ...TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new... 

    Infobahn Softworld

    Santa Clara, CA
    2 days ago
  •  ...this highly visible role, you will be at the center of a chip design effort collaborating with all disciplines, with a critical...  ...to millions of customers quickly. **Description** As a CPU Verification Engineer owning the verification of a certain area of functionality in... 

    Apple

    Santa Clara, CA
    2 days ago
  • $2,000 per month

     ...frontier intelligence. We co-design chips, racks, software, and manufacturing...  ...and staffed by leading engineers, Etched is redefining the...  ...We are seeking a Design Verification Engineer to join our Systems...  .... You will ensure the custom IPs powering our chips — including... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    29 days ago
  •  ...Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to...  ...issues, and is comfortable leading verification efforts across IP, subsystem, and SoC levels.You will work in a fast‑paced,... 

    AMD

    Santa Clara, CA
    4 days ago
  • $100k

     ...contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-...  ...You AreA seasoned engineer with a strong background in CPU/IP/SoC physical verification and tapeout closure.A hands-on... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    1 day ago
  • $141.91k - $200.34k

    Job Details:Job Description: Intel is seeking a Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to verification of next-generation interconnect and chassis IPs that scale across multiple product families. You will work closely... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $180.2k - $297.2k

     ...building a center of excellence for Intellectual Property (IP) that is applied to high-performance computing devices (mobile...  ...and ResponsibilitiesWe are seeking a highly skilled GPU Design Verification Engineer (GCDV) to join our team at SARC/ACL. As a key member of our... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  •  ...silicon and system.DescriptionWe are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The...  ...mixed-signal co-simulation using Verilog models of analog IP. Develop testbench, test cases, reference model, coverage model... 
    Work at office

    Baidu

    Sunnyvale, CA
    3 hours ago
  •  ...WiproContact: Meghana GorusuCompany: SRI Tech SolutionsJob Title:Design Verification EngineerLcation: Sunnyvale CA /Redmond WA/ Austin TX Onsite (...  ...Responsibilities:NO 18+ yrs profilesNo Contractors-IP level Verification - SOC Design Verification· Strong understanding... 
    Full time
    For contractors
    Remote work

    SRI Tech

    Sunnyvale, CA
    2 days ago
  • $200k - $400k

     ...Job Description Job Description Sr. Design Verification Engineer We are seeking a Sr. Design Verification Engineer to help verify and deliver...  ...Develop and execute comprehensive verification plans for IP, subsystem, and SoC-level designs. Create constrained-random... 
    Permanent employment
    Temporary work

    Actalent

    Santa Clara, CA
    14 days ago
  • $138k - $198k

    Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.Create a constrained...  ....Experience verifying compute IPs.Strong problem-solving,... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  ...computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI...  ...for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor...  ...to support the next generation IP Maintain or improve current test libraries... 

    AMD

    San Jose, CA
    3 hours ago
  • $151k - $251.8k

     ...building a center of excellence for Intellectual Property (IP) that is applied to high-performance computing devices consumed...  ...world. Come build with us!Role and ResponsibilitiesAs a Design Verification Engineer, you will contribute to the verification of System IP,... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to IP Design Verification Engineer. Be the first to apply!