Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Design Verification Engineer - Memory Controller Subsystem (HBM)

ACL Digital

TypeContract Experience: 5–12+ Years Responsibilities Verify the HBM-based Memory Controller subsystem using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and functional coverage. Verify the HBM protocol, memory transactions, scheduling, ECC, QoS, power management, and performance. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure. Collaborate with Architecture, RTL, and Validation teams through verification signoff. Required Skills Strong SystemVerilog/UVM expertise. Experience verifying DDR/HBM memory controllers or memory subsystems. Good understanding of HBM/DDR protocols, AXI interfaces, and memory architecture. Experience with assertions, constrained-random verification, coverage closure, and VIP integration. Proficiency with Xcelium/VCS/Questa and scripting (Python/Perl/Shell).

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Senior Design Verification Engineer - Memory Controller Subsystem (HBM) in San Jose, CA vacancy
  • $134.39k - $201.3k

     ...production-ready IP subsystems — spanning...  ...Ethernet, DDR/Memory, Security/Boot...  ...components, verification environments,...  ...COE, you will design, verify, and deliver...  ...for memory controllers and PHY...  ...in electrical engineering, Computer Engineering...  ..., LPDDR, or HBM protocols and... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home
    Shift work

    Marvell

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...hardworking, motivated and creative Senior Verification Engineer for our Tegra SoC Memory Subsystem IP verification Team! At NVIDIA...  ..., you will partner with the design and architecture teams to help...  ...experience of dynamic memory controllers (ddr{2, 3, 4, 5}, lpddr{2, 3,4,... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $164.47k - $311.89k

     ...About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this...  ..., protocol verification, and memory subsystem behavior, with enough breadth in RTL...  ...MMUs (SMMU or IOMMU) and interrupt controllers, and working knowledge of the associated... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  •  ...will lead and architect the memory subsystem of next-generation network...  ...generations of DDR5 and DDR4 in both design and debug. You will work...  ...evaluate and select memory controller IP/vendors, collaborate...  ...experience in hardware engineering, with a focus on next-generation... 
    Suggested

    AMD

    Santa Clara, CA
    2 days ago
  • $168k - $258.75k

     ..., and motivated hardware engineers to take our GPU memory subsystem from first silicon power-...  ...doing:Hands-on leadership of HBM/GDDR enablement,...  ...review of memory partner’s design limits and test methodology...  ...generation.Apply understanding of controller design, board design, and... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $163k - $237k

     ...programmable IPs.Drive verification excellence by...  ...coverage models designed to track, manage,...  ...at the IP and subsystem levels, identifying...  ...junior verification engineers on design...  ...cores, hierarchical memory subsystems).Experience...  ....As an Senior ASIC Design Verification... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    9 hours ago
  •  ...advance your career. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench...  ...and debug teams to validate complex subsystems, working closely with globally distributed...  ...in design verification (CPU, memory, networking, or similar domains)Experience... 
    Senior

    AMD

    Santa Clara, CA
    4 days ago
  • $164.47k - $269.1k

    Job Details:Job Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead verification efforts for complex system-on-chip...  ..., methodology development, and execution across block, subsystem, and SoC-level verification environments. Working closely... 
    Senior
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $124k - $208.4k

     ...with us!Role and ResponsibilitiesAs a Senior GPU Design Verification Engineer - GCDV, you will contribute to the...  ...three levels: Graphic Code, Subsystem Verification, and Formal Verification...  ...information subject to U.S. export control restrictions. Applicants must have... 
    Senior
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    1 day ago
  •  ...Santa Clara, CA headquarters 3 days per week.The role:Senior Staff Design Verification Engineer What you will do:We want to build a company and a culture...  ...have built the industry’s first highly programmable in-memory computing architecture that applies to a broad class of... 
    Senior
    3 days per week

    d-Matrix

    Santa Clara, CA
    2 days ago
  •  ...Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background with DDR or Memory Controller. PHY Verification is a plus...  ...with architects, hardware engineers, and firmware engineers to understand... 
    Senior

    Infobahn Softworld

    Santa Clara, CA
    2 days ago
  • $184k - $287.5k

    NVIDIA's SoC Memory Subsystem team is looking for a strong, senior DRAM firmware engineer to own memory firmware from architecture...  ...production tuning.Design and implement DRAM...  ...build and version-control tooling.Excellent...  ...across DDR / LPDDR / HBM and multiple DRAM vendors... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara...  .../O, AI Accelerator, Memory Subsystem DesignPosition...  ...Senior ASIC Design Engineer to lead the design and...  ...specifications.Perform extensive verification and validation of...  ..., UCIe, UALink, and HBM technologies.... 
    Senior

    CyberCoders

    Santa Clara, CA
    9 hours ago
  • $163k - $237k

    Develop verification plans and test plans for digital intellectual properties (IPs) and subsystems. Create and utilize verification components...  ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ....Experience working with design verification (DV) testbenches... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    9 hours ago
  • $136k - $218.5k

    We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $150k - $220k

     ...fundamentally change the design, economics,...  ...We are seeking a Senior ASIC Design Engineer to join our processor subsystem team, focused on the...  ...configuration, integration, and verification planning of Arm processor...  ...bus interconnects, memory controllers, and peripheral IP... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    a month ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Senior
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability...  ...and is comfortable leading verification efforts across IP, subsystem, and SoC levels.You will work in a fast‑paced, highly... 
    Senior

    AMD

    Santa Clara, CA
    2 days ago
  • $141.91k - $200.34k

     ...Description: Intel is seeking a Design Verification Engineer for the Silicon Chassis...  ...You will work closely with senior engineers to build and...  ...chassis IP/features at IP and subsystem level- Build reusable verification...  ...of cache coherency and memory consistency models-... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $151k - $251.8k

     ...with us!Role and ResponsibilitiesAs a Design Verification Engineer, you will contribute to the...  ...interconnects, combined experience with LPDDR memory controllers is a plusProficiency in ARM...  ...products, enabling cutting-edge memory subsystem capabilities across diverse market... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation...  ...and plans for PCIe IP, SerDes subsystems, and high-speed SoC integrations to achieve...  ...involving DMA, interrupts, and memory subsystems.QualificationsBachelor's or... 

    CyberCoders

    Santa Clara, CA
    1 day ago
  • $119.8k - $234.7k

     ..., and Infrastructure Engineering (SCHIE) is the team behind...  ...(AISiE) SoC Design Verification team is instrumental...  ...We are looking for a Senior Design Verification Engineer...  ...requirements for IP/Subsystem/SoC-level...  ...information that is controlled for export under export... 
    Senior
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    1 day ago
  • $150k - $250k

    Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara...  ...PCIe, CXL, UALink), Memory SubsystemPosition...  ...Senior ASIC Verification Engineer to join our dynamic...  ...and applications to design memory acceleration.Key...  ...components including memory subsystems and interconnect... 
    Senior

    CyberCoders

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position...  ...of the verification infrastructure for memory subsystem unitsVerify firmware code, with specific attention... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $220.92k - $311.89k

     ...across edge and cloud. As a Senior Formal Verification Engineer, you will play a critical...  ...of complex digital designs using advanced formal methods...  ...complex SoC IP blocks and subsystems.Develop and maintain formal...  ...Things, the latest advances in memory and programmable solutions... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $115k - $268k

     ...of one of the most exciting semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems. Role: Develop and execute verification plans for units and features. Build testbenches,... 
    Senior
    Contract work

    Ventana Micro Systems

    Cupertino, CA
    3 days ago
  • $180k - $230k

     ...We are looking for talented engineers and leaders who have an...  ...spirit and want to drive their design from concept to silicon to...  ...their next car. Summary: As a Senior ASIC Verification Engineer, you will be...  ...filters Third party IP (SerDes, controllers, processors, etc.) Modular... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    13 hours ago
  • $130k - $192k

     ...Recruiting. Functional verification of complex designs. Responsible for verification...  ...include High bandwidth memory (HBM) PHY / controller sub-systems, Ethernet/...  ...NOT open at this time. Seniority level Seniority level...  ...function Job function Engineering and Design Industries... 
    Full time
    H1b

    Tara Technical Solutions (TTS)

    San Jose, CA
    3 days ago
  •  ...telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying...  ...the quality of the SOC or an IP or subsystem. This requires you to review design...  ...Engine hardware - DRAM subsystem, memory controller logic - Encode and Decode systems... 

    Apple

    Santa Clara, CA
    1 day ago
  • $184k - $287.5k

    We are now looking for a Senior Firmware Engineer for our Memory Subsystem Team! Widely considered to be one of the...  ...interfacesArchitectural specifications for Micro-controllers/processors used for boot and run...  ...Boot architecture and firmware design.Excellent RTL and digital design... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Design Verification Engineer - Memory Controller Subsystem (HBM). Be the first to apply!