Low-Power ASIC Power Engineer for Wireless SoCs
Apple Inc.
Apple Inc. in Sunnyvale seeks a focused wireless silicon engineer to advance low-power SOC architectures and power modeling across pre- and post-silicon stages. You will define power-efficient designs and write precise power specifications to drive energy efficiency. This role offers opportunities to contribute to silicon-level decisions and cross-functional collaboration. You will work on power estimates, craft power vectors, and analyze data to identify reductions, enabling Apple to deliver
#J-18808-LjbffrVacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Low-Power ASIC Power Engineer for Wireless SoCs in Sunnyvale, CA vacancy
- ...Apple Inc. is seeking a hardware verification engineer in Cupertino, CA to verify low power aspects of Apple SOCs. You will develop test plans, create directed and random tests, and write C-based test cases and SystemVerilog models to verify power state transitions. Collaboration...Suggested
Apple Inc.
Cupertino, CA2 days ago $121.9k - $183.6k
...to join Apple's growing wireless silicon development team? Our wireless SOC organization is... ...highly energy-efficient / low-power design and new technologies... ...vertically integrated engineering teams. In this highly visible... .... Understand ASIC logic design. Basic...SuggestedRelocationApple Inc.
Sunnyvale, CA1 day ago$163k - $236k
Contribute to design power modeling and drive convergence... ...to achieve low-power designs.Collaborate... ...s degree in Electrical Engineering, Computer Engineering,... ...architecture, performance, or SoC design).Experience with... ...and tradeoffs.As an ASIC Design Engineer, you will...SuggestedWorldwideGoogle
Sunnyvale, CA4 days ago$160k - $275k
...micro-architects and design engineers to join our team as we... ...and maintain power estimation methodologies for AI accelerator SoCs.Build and calibrate energy... ...accelerator, GPU, networking ASIC, or high-performance digital... ....Experience with ASIC low-power design techniques....SuggestedDaily paidFull timeWork experience placementWork at officeLocal areaRemote workMonday to FridayFlexible hoursMatX
Mountain View, CA4 days ago$8.19k
...GorusuCompany: SRI Tech SolutionsRole: ASIC Power EngineerLocation: Sunnyvale, CA (Hybrid)DUTIES:ASIC Power Engineer to perform power analysis and... ...and analysisExperience in low power design, tools and... ...power profiling experience at IP/SoC levelMust have Skills:Experience...SuggestedFull timeSRI Tech
Sunnyvale, CA1 day ago- ...and Infrastructure team as an ASIC Design Engineer, focusing on the development... ...cutting-edge TPU technology that powers AI/ML applications. This role... ...and methodologies to achieve low-power designs. Collaborate... ..., performance, or SoC design. ~ Experience with power...Worldwide
$163k - $236k
Design, deploy, and carry out post-layout low power verification methodologies according to... ...:Bachelor's degree in Electrical Engineering, Computer Engineering, or equivalent practical... ...validation and low-power signoff within advanced ASIC design workflows.Experience with static...WorldwideGoogle
Sunnyvale, CA23 hours ago$150k - $220k
...services. We are building a highly-advanced low Earth orbit (LEO) space system that will... ...life. We are seeking an experienced SoC Power Architecture Engineer to define, design, and implement power domain architectures for ASIC-based processor subsystems targeting satellite...Full timeWork at officeImmediate startVisa sponsorshipNight shiftE-Space
Saratoga, CA14 days ago- ...Efficient Computer seeks a Senior Design Engineer to design, integrate, and sign off RTL for blocks across our power-efficient SoC, focusing on on-chip interconnect and memory interfaces, low-power logic, and peripheral IP. You will collaborate with architects, DV, physical...Night shift
Efficient Computer
San Jose, CA3 days ago - ...Apple Inc. in Cupertino, California, is seeking a Senior IC Design Engineer to lead power reduction and physical design for advanced node SoCs. You will perform static and dynamic power analysis, implement low power techniques, fix violations, and drive tape-out readiness...
Apple Inc.
Cupertino, CA1 day ago - ...challenges but are determined to help solve them.AMD is powering the next generation of supercomputing, high-performance... ...technology that moves the world forward.THE ROLE:As a Low-Power & CDC Verification Engineer, you will work with formal experts and designers to verify...
AMD
Santa Clara, CA3 days ago $213k - $287.5k
...develops the Inferentia and Trainium SoCs that are used to power today’s AI workloads in datacenters all... ...around the world. As a Sr. SoC Power Engineer, you’ll contribute to the project at the... ...or IR analysis - Root cause causes of low annotation or low switching coverage...Local areaFlexible hoursAmazon
Cupertino, CA23 hours ago$136k - $218.5k
We are now looking for a Senior ASIC Power Engineer!NVIDIA is seeking extraordinary power engineers to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position offers the opportunity to have real impact...Full timeNvidia
Santa Clara, CA23 hours ago$136k - $218.5k
We’re looking for a Senior Power Architecture & Optimization Engineer to push the limits of... ...energy‑efficient GPUs and SoCs in the industry. As AI and... ...Architects, Performance, Software, ASIC Design, and Physical... ...estimation, data movement, and low‑power design.Familiarity...Full timeNvidia
Santa Clara, CA1 day ago- ...AMD is seeking a Low-Power & CDC Verification Engineer to verify formal properties and drive convergence for next-gen processors. You will collaborate with formal experts and designers, contributing to verification strategies across power domains within a team-oriented...
AMD
Santa Clara, CA1 day ago - ...Google is seeking an ASIC Power Engineer for ML accelerators in Sunnyvale to shape the power efficiency of TPUs. You will verify complex digital designs, focusing on TPU architecture and its integration within AI/ML systems, and drive power models from design through post...
Google LLC
Sunnyvale, CA1 day ago - ...DeepMind Technologies Limited in Mountain View, CA is seeking an experienced ASIC power engineer to architect advanced power solutions for next-generation chips and tapeouts. You will collaborate with silicon foundries, use Verilog and industry-standard EDA tools, and...
DeepMind Technologies Limited
Mountain View, CA2 days ago $168k - $264.5k
...system-level performance and power management features, controllers... ...feature roadmaps to address low-power, low-noise, and performance... .... Partner with architecture, ASIC, board/platform, software/... ...architectural tradeoffs into clear engineering decisions. AI-assisted...Full timeNvidia
Santa Clara, CA23 hours ago- ...we believe technology has the power to solve the world’s most important... ...of this role is to drive SoC power efficiency methodology with... ...on RTL and architecture. The engineer will support the development... ...interest in, RTL power analysis, low-power design techniques, power...
AMD
Santa Clara, CA4 days ago $300k
...prestigious awards, such as Best Engineering Team, Best Company for... ...of performance, density, and power efficiency. This wouldn’t be possible... ..., backplane concepts, and low-loss interconnect topologies to... ...working with fabrication vendors, ASIC teams, and contract...Contract workArista Networks
Santa Clara, CA1 day ago$192k - $278k
...manage, and set strategy for the power grid distribution and power... ...'s degree in Electrical Engineering, Computer Engineering, Computer... ...all functions.Familiarity with low power design techniques (e.g.... ...technology nodes and deliver ASICs and SoCs. You will drive competitive...WorldwideGoogle
Sunnyvale, CA3 days ago$60k - $140k
...Job Title: Power Engineer City: Sunnyvale State/Province: California... ...to estimate and sign off power on its SoCs, from RTL to gate level. You will develop... ...Required 8+ years in SoC power analysis or low-power methodology, including 3+ years...Minimum wageLocal areaNight shiftWipro
Sunnyvale, CA2 days ago- ...DeepMind in Mountain View seeks a Silicon Engineer, Power Analysis to design and optimize power for production... ...analysis, and integrate power flows across SoC teams to meet performance and efficiency goals. Required: 7+ years in ASIC power analysis, tape-outs, Verilog, and...
- ...Description We are seeking an experienced Power Validation Engineer to join our AI Glass hardware... ...knowledge of microprocessors/controllers, SoCs, and digital communication protocols (... ...accelerators. Experience with wireless protocol power optimization (Wi-Fi, Bluetooth...
Quest Global
Sunnyvale, CAmore than 2 months ago $213k - $287.5k
...Sr. Signal & Power Integrity Engineer, Annapurna Labs - AI Silicon Packaging Annapurna Labs (our organization... ...machine learning and data center ASICs. In this role, you will own the... ...PDN impedance profile. Interface with SoC die-level PDN teams to align power grid...Local areaFlexible hours$136k - $218.5k
...Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation... ..., Circuit Design , Power-Arch, ASIC, and platform teams. You're the connective... ...-rail, multi-domain PDN ownership at SoC level — die + package + board co-...Full timeLive inNvidia
Santa Clara, CA23 hours ago$224k - $356.5k
...accelerated computing and powering the next era of... ...Senior System Software Engineer to join NVIDIA’s Datacenter... ...distributed architecture, ASIC, firmware, driver,... ...and maintaining complex low-level software.Deep understanding... ..., CPU, accelerator, or SoC power and performance...Full timeRemote workNvidia
Santa Clara, CA1 day ago$184k - $287.5k
...accelerated computing and powering the next era of... ...for a System Software Engineer to join NVIDIA’s GPU Performance... ...across architecture, ASIC, firmware, drivers,... ...and maintaining complex low-level software.Deep understanding... ..., CPU, accelerator, or SoC power and performance...Full timeNvidia
Santa Clara, CA1 day ago- ...we believe technology has the power to solve the world’s most important... ...or EPYC™ CPU? Join AMD’s CPU engineering team and help shape the power... ...about processor architecture, low-power design, and hardware-... ...microarchitecture and RTL for processors, SoCs, or complex IP blocks.Strong...
AMD
Santa Clara, CA23 hours ago $184k - $287.5k
...organization is seeking motivated System Software Engineers to contribute to our innovative projects.... ...you will be doing:Build and implement power management policy in system software... ...firmware for embedded and Datacenter SoCs with a focus on flawless power management...Full timeNvidia
Santa Clara, CA4 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Low-Power ASIC Power Engineer for Wireless SoCs. Be the first to apply!
Related searches
- power engineer Sunnyvale, CA
- senior power electronics engineer Sunnyvale, CA
- power integrity engineer Sunnyvale, CA
- energy efficiency engineer Sunnyvale, CA
- energy engineer Sunnyvale, CA
- senior traction power engineer
- energy engineer intern
- power engineer
- lead power electronics engineer
- senior power electronics engineer