Senior RTL Design Engineer - Ultra-Low-Power SoC & NoC
Efficient Computer
Efficient Computer seeks a Senior Design Engineer to design, integrate, and sign off RTL for blocks across our power-efficient SoC, focusing on on-chip interconnect and memory interfaces, low-power logic, and peripheral IP. You will collaborate with architects, DV, physical design, and firmware to tape out a leading ultra-low-power fabric. This unique role joins a growing HW engineering team moving from initial product development to market release and scaled production.
#J-18808-LjbffrVacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Senior RTL Design Engineer - Ultra-Low-Power SoC & NoC in San Jose, CA vacancy
$180k - $245k
...are looking for a Senior Design Engineer to design, integrate, and sign off RTL for blocks across our power-efficient SoC: the compute fabric... ...memory interfaces, low-power and always-on... ...an industry-leading ultra-low-power SoC. This... ..., on-chip networks/NoC, memory interfaces,...Night shiftSeniorEfficient Computer
San Jose, CA3 days ago- ...NVIDIA Corporation is seeking a Senior ASIC Design Engineer in Santa Clara, CA to design... ...high‑performance GPU and SoC sub-systems. You will own micro-architecture, write RTL, and ensure fully verified, timing... ...aggressive performance and power targets for leading AI and...Senior
- ...technology has the power to solve the world’... ...future. Whether you’re designing next-gen processors... ...? Join AMD’s CPU engineering team and help shape... ...definition and RTL development through... ...processor architecture, low-power design, and... ...for processors, SoCs, or complex IP blocks...Suggested
AMD
Santa Clara, CA20 hours ago $138k - $206k
...technology solutions power the tools you use... ...whose innovative designs are pushing the... ...and software engineers to identify and address... ...computing IP and SoC partitions from RTL netlist to GDSII,... ...controllers, NoC, and high-bandwidth... ...) development, low-power design (UPF...Night shiftSeniorWork at officeFlexible hoursSamsung Semiconductor
San Jose, CA20 hours ago- ..., California is seeking a senior ASIC physical design engineer to execute synthesis, PnR,... ...assigned partitions of an SoC under strict schedules. You... ...with architects, RTL designers, and DFT teams to... ...LEC signoffs, and ensure low-power design techniques while refining...Senior
Uncrewed Engineering Jobs
San Jose, CA2 days ago - ...TetraMem in San Jose, CA is seeking a senior RTL design engineer to lead RTL design, simulation, and verification for ASIC/SoC products, ensuring robust and efficient designs. You will integrate IP blocks, perform PPA analysis, collaborate with backend, and drive tapeout...Senior
TetraMem - Accelerate The World
San Jose, CA2 days ago $280k
RTL IC Design Engineer (Senior, Staff or Principal)Compensation:For Senior - up to approx... ...-performance silicon that powers next-generation AI, machine... ..., pipelined architectures, low-power designs, multi-clock... ...designing ASICs or complex SoCs.Strong understanding of...SeniorCyberCoders
San Jose, CA12 hours ago- ...Cadence Design Systems, Inc. in San Jose is seeking a hardware verification engineer to implement and verify high-capacitance Palladium and Protium SOC tape-out. You will contribute to RTL synthesis, clock tree building, timing closure and cross-functional design reviews...Senior
Cadence Design Systems, Inc.
San Jose, CA2 days ago - ...Job Description Design Engineer Build the Next Generation... ...high-performance SoC technologies. Our products power data-intensive applications... ...architecture, and RTL development. As... ...high-speed, low-power SoC designs... ...opportunities into Senior, Staff, and Principal...Ongoing contractLocal areaWork visa
CyberCoders
San Jose, CA24 days ago - ...Baya Systems seeks a Principal Engineer-Physical Design for a fully remote role... ...US. The candidate will own RTL to GDS physical implementation... ...tree synthesis, timing and power closure, and PDV activities.... ...performance, power-efficient SoC designs is essential. Qualifications...Remote work
Baya Systems
Santa Clara, CA3 days ago - ...Apple Inc. is seeking a hardware verification engineer in Cupertino, CA to verify low power aspects of Apple SOCs. You will develop test plans, create directed and... ...verify power state transitions. Collaboration with design, architecture, and software teams is essential,...
Apple Inc.
Cupertino, CA2 days ago $136k - $218.5k
NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate... ...build cutting-edge GPUs and SOCs that power everything from AI to gaming! As a... ...improvementsEnsure high-quality RTL delivery to the physical design team with...SeniorFull timeNvidia
Santa Clara, CA1 day ago$150k - $220k
...building a highly-advanced low Earth orbit (LEO)... ...change the design, economics, manufacturing... ...seeking an experienced SoC Power Architecture Engineer to define, design, and... ...aggressive duty cycling, ultra-low standby power,... ...ensure consistency with RTL implementation ·...Night shiftFull timeWork at officeImmediate startVisa sponsorshipE-Space
Saratoga, CA14 days ago$182k - $319k
...hardware that we designed, developed, manufactured... ...server providers engineering solutions for this... ...firsthand the power of our people - people... ...together.The Senior Principal, Design... ...with high power, low noise, efficient,... ...>500W) as well as ultra-low noise power delivery...SeniorLocal areaCelestica
San Jose, CA2 days ago- ...Apple Inc. in Cupertino, California, is seeking a Senior IC Design Engineer to lead power reduction and physical design for advanced node SoCs. You will perform static and dynamic power analysis, implement low power techniques, fix violations, and drive tape-out readiness...
Apple Inc.
Cupertino, CA1 day ago - ...can help you find the best job for you. Role: RTL Design Engineer - Wireless SoC Location: Remote Duration: 6 months Required Skills... ...for SoC components including interfaces, clock/reset, power management, and debug logic Work with internal and...Permanent employmentContract workRemote work
Tekfortune Inc
San Jose, CA1 day ago - ...Qualcomm Technologies, Inc. in Santa Clara, California is seeking a Physical Design Engineer to contribute across ASIC/SoC projects, including floorplanning, CTS, and low-power strategies. The role involves executing the full physical design flow, collaborating with cross...Senior
QUALCOMM, Inc.
Santa Clara, CA3 days ago - ...Sunnyvale, CA is seeking an experienced ASIC Design Engineer to develop custom silicon for data-... ...microarchitecture, write SystemVerilog RTL, and collaborate across software, architecture... ...design teams. The role emphasizes power, performance, and area optimizations, validation...Senior
Anysilicon
Sunnyvale, CA1 day ago $135.9k - $201.13k
..., Your ImpactAs a Senior Staff Digital ASIC Design Engineer at Marvell, you will... ...that enable ultra high bandwidth, low latency data movement... ...silicon solutions powering the global AI infrastructure... ...teams to define SoC‑level... ...and IP blocks.Own RTL development for assigned...SeniorPermanent employmentFull timeInternshipWork from homeMarvell
Santa Clara, CA1 day ago$110k - $300k
...Responsibilities Lead RTL design, simulation, and verification efforts for TetraMem ASIC/SoC products, ensuring robust and efficient... ...requirements, conducting Power, Performance, and Area (PPA) analysis... ...guiding and coaching junior engineers, sharing expertise and best...Local areaTetraMem - Accelerate The World
San Jose, CA2 days ago$150k - $220k
...a highly-advanced low Earth orbit (LEO)... ...fundamentally change the design, economics,... ...We are seeking a Senior ASIC Design Engineer to join our processor... ...intersection of RTL design and functional... ...Collaborate with SoC architects to... ...Knowledge of low-power design techniques...Night shiftSeniorFull timeWork at officeImmediate startVisa sponsorshipE-Space
Saratoga, CA14 days ago- ...Job Title: SoC Design Verification Engineer Location: San Jose, CA Job Description... ...silicon meets performance, power, and functionality targets.... ...with architecture, RTL, and software teams... ...architecture, memory hierarchy, NoC/interconnect Expertise...Night shift
SWITS DIGITAL Private Limited
San Jose, CA20 hours ago $160k - $275k
...silicon micro-architects and design engineers to join our team as we... ...and maintain power estimation methodologies for AI accelerator SoCs.Build and calibrate energy... ...target definition.Perform RTL, gate-level, and post-... ...design.Experience with ASIC low-power design techniques...SeniorDaily paidFull timeWork experience placementWork at officeLocal areaRemote workMonday to FridayFlexible hoursMatX
Mountain View, CA4 days ago- ...s wireless chip powers connectivity across... ...? Our wireless SOC organization... ...energy-efficient design and new technologies... .../PHY/MAC, VLSI/RTL design and... ...Validation, and FW/SW engineering. As a Wireless... ...actually calls for. Low power is part of... ..., bus fabric/NOC, or AHB/AXI-...Night shift
Apple
Sunnyvale, CA2 days ago - ...memory solutions is seeking a Sr. Staff Physical Design Engineer to lead RTL-to-GDS implementation for advanced-node SoCs. You will guide synthesis, placement, CTS, and... ...while collaborating with front-end, DFT, power, and analog teams to optimize PPA and ensure silicon...Senior
SKHMS Corporation
San Jose, CA3 days ago $220.92k - $311.89k
...highly experienced a Director, SoC Design Engineering, to lead the functional... ...Collaborate with SoC architects, RTL designers, and firmware teams... ...such as PCIe, DDR, AXI, CHI, or NoC.- Hands-on experience with... ...experience- Familiarity with power intent verification (UPF) and...Night shiftFull timeWork experience placementLocal areaImmediate startWorldwideShift workIntel
Santa Clara, CA1 day ago$168k - $264.5k
We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing Power Circuits Solutions Group. If you are looking for a challenging... ...level understanding of power delivery solutions for SoCs, including thermal constraints, package and board...SeniorFull timeNvidia
Santa Clara, CA1 day ago$110.6k - $140k
...control or processing function design and verificationHigh speed... ...design flow, including verilog RTL coding/simulation, synthesis,... ...formalityKnowledge of high performance and low power design techniques.Knowledge of... ...platforms.Knowledge of SOC architecture.Knowledge of...Omnivision Technologies
Santa Clara, CA3 days ago$136k - $218.5k
The SCG Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation across silicon, package, board,... ...squarely in scope.Multi-rail, multi-domain PDN ownership at SoC level — die + package + board co-optimization in...SeniorFull timeLive inNvidia
Santa Clara, CA20 hours ago$121.9k - $195k
...delivering high-quality SystemVerilog RTL in advanced process nodes (5nm... ...a deep understanding of RTL Design, PPA optimization, clock... ...crossing (CDC) analysis, and low-power design techniques.Experience:BSEE... ...experience with a focus on SoC integration, LPDDR5/6, DDR4/5...Full timeLocal areaBroadcom
San Jose, CA2 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior RTL Design Engineer - Ultra-Low-Power SoC & NoC. Be the first to apply!
Related searches
- staff design engineer San Jose, CA
- product engineer San Jose, CA
- senior manager product engineering San Jose, CA
- new product engineer San Jose, CA
- chief design engineer San Jose, CA
- senior fpga design engineer San Jose, CA
- senior software design engineer San Jose, CA
- cad design engineer solidworks San Jose, CA
- sr. product engineer San Jose, CA
- digital design engineer San Jose, CA