Senior Physical Design Engineer - SoC & Tapeout Lead
SKHMS Corporation
SK hynix memory solutions is seeking a Sr. Staff Physical Design Engineer to lead RTL-to-GDS implementation for advanced-node SoCs. You will guide synthesis, placement, CTS, and routing while collaborating with front-end, DFT, power, and analog teams to optimize PPA and ensure silicon success. Requirements include 6+ years in ASIC physical design, strong expertise in STA and PrimeTime, and hands-on experience with Calibre for DRC/LVS/ERC.
#J-18808-LjbffrVacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Senior Physical Design Engineer - SoC & Tapeout Lead in San Jose, CA vacancy
- ...Arrow in San Jose, California is seeking a senior ASIC physical design engineer to execute synthesis, PnR, and STA for assigned partitions of an SoC under strict schedules. You will collaborate with architects, RTL designers, and DFT teams to resolve issues, drive EM/IR...Senior
Uncrewed Engineering Jobs
San Jose, CA2 days ago - ...Qualcomm Technologies, Inc. in Santa Clara, California is seeking a Physical Design Engineer to contribute across ASIC/SoC projects, including floorplanning, CTS, and low-power strategies. The role involves executing the full physical design flow, collaborating with cross...Senior
QUALCOMM, Inc.
Santa Clara, CA3 days ago - ...Qualcomm Technologies, Inc. in Santa Clara, CA is seeking talented Physical Design Engineers to join our growing SoC and ASIC Design organization. You will drive all stages of the physical design flow for high-performance ASICs/SoCs, including floorplanning, CTS, routing...Senior
- ...eInfochips, an Arrow company, seeks an experienced physical design engineer to drive synthesis, PnR, and timing convergence for ASIC partitions... ...address EM/IR challenges. Preferred candidates have 7+ years in SoC physical design, deep PD flows, and proficiency with Innovus...Senior
eInfochips (An Arrow Company)
San Jose, CA3 days ago - ...Lattice Semiconductor is seeking a Senior SoC Chip Lead for our San Jose office. You will own chip tapeout, drive architecture decisions, and lead cross-functional teams... ...Qualifications include 20+ years in FPGA/SoC design, expert SystemVerilog and SSTA skills, and a...SeniorWork at office
$213k - $287.5k
Annapurna Labs designs silicon and software that accelerates... ...the world.Custom SoCs (System on Chip) live... ...looking for an ASIC Physical Design Engineer to help us trail-... ..., PV signoff and tapeout- Collaborate with FE... ...Experience in mentoring, leading, or managing more junior...Local areaFlexible hoursAmazon
Cupertino, CA22 hours ago$136k - $218.5k
....We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and... ...frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or... ...equivalence checking/FV required from RTL to tapeout with industry-standard tools. Deep...SeniorFull timeShift workNvidia
Santa Clara, CA2 days ago$136k - $218.5k
...We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team... ...-power NVIDIA CPUs, GPUs, LPUs and SoCs at block level, cluster level, and/... ...IPs, or chips from RTL/netlist to tapeout through logic synthesis, floorplanning...SeniorFull timeNvidia
Santa Clara, CA3 days ago$138k - $206k
...leader whose innovative designs are pushing the... ...hardware and software engineers to identify and address... ....What You’ll DoOwn the physical implementation of memory... ...centric computing IP and SoC partitions from RTL netlist... ...DRC, LVS, antenna) and tapeout on advanced FinFET process...SeniorWork at officeFlexible hoursNight shiftSamsung Semiconductor
San Jose, CA22 hours ago- ...Baya Systems seeks a Principal Engineer-Physical Design for a fully remote role serving the US. The candidate... ...RTL to GDS physical implementation and lead floor planning, place and route, clock... ...high-performance, power-efficient SoC designs is essential. Qualifications include...Remote work
Baya Systems
Santa Clara, CA3 days ago $168k - $264.5k
...impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical... ...speed to market in delivering industry’s leading chip hardware. This role provides a... ...implementation of GPU, CPU, Network processors and SOC, with emphasis on PPA (Power,...SeniorFull timeRemote workNvidia
Santa Clara, CA1 day ago$136k - $218.5k
NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate... ...with experts in ASIC design, Physical design, CAD, Package Design, Software... ...and redefining computer graphics—to leading the charge in AI and deep learning, we...SeniorFull timeNvidia
Santa Clara, CA1 day ago- ...future. Whether you’re designing next-gen processors... ..., or bringing leading edge products to market... ...to advanced-node physical design for complex ASIC and SoC products, driving... ...technology, and product engineering teams, you will... ...verification, and tapeout preparation activities...Senior
AMD
Santa Clara, CA1 day ago $164.47k - $232.19k
...better brings. We work every single day to design and manufacture silicon products that... ...wonderful.The Role and Impact:As a GPU Physical Design Engineer, you will play a critical role in the... ...physical design challenges, including SoC integration and timing closure.Background...SeniorFull timeInternshipLocal areaImmediate startWorldwideShift workIntel
Santa Clara, CA4 days ago- ...Efficient Computer seeks a Senior Design Engineer to design, integrate, and sign off... ...blocks across our power-efficient SoC, focusing on on-chip... ...collaborate with architects, DV, physical design, and firmware to tape out a leading ultra-low-power fabric. This unique...SeniorNight shift
Efficient Computer
San Jose, CA3 days ago - ...Samsung Semiconductor is hiring a Principal Engineer, SOC Design to lead architectural and RTL development for next-gen memory-focused SoCs. You... ...engineers to ensure robust designs. You will work with physical design on timing, synthesis, DFT, and STA, shaping product...Senior
- ...TetraMem in San Jose, CA is seeking a senior RTL design engineer to lead RTL design, simulation, and verification for ASIC/SoC products, ensuring robust and efficient designs... ...analysis, collaborate with backend, and drive tapeout readiness while developing reusable IPs for...Senior
TetraMem - Accelerate The World
San Jose, CA2 days ago - ...breakthroughs, orbringing leading edge products to market,... ...contribute to advanced-node physical design for complex ASIC and SoC products, driving... ...technology, and product engineering teams, you will help deliver... ...physical verification, and tapeout preparation activities....Senior
Advanced Micro Devices , Inc.
Santa Clara, CA3 days ago - ...Tsavorite Scalable Intelligence, Inc. is seeking an experienced Physical Design Engineer to drive implementation and signoff of complex, multimillion-instance, high-speed SoC subsystems on sub-5nm nodes. You will own convergence end to end across synthesis, place and...
Tsavorite Scalable Intelligence, Inc.
Milpitas, CA3 days ago - ...Semiconductor's DRAM Development Lab in San Jose seeks a Principal Engineer for SOC design to advance memory/storage silicon solutions. You will drive... ...-level integration, and coordinate with verification and physical-design teams to ensure a robust SoC. The role demands...Senior
$200k - $300k
...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical AI SoC. In this role, you will work closely witharchitects, RTL engineers, software engineers, and system teams to verify complexhardware...SeniorFlexible hoursVelaura AI, Inc.
Santa Clara, CA3 days ago$100k
Tenstorrent is leading the industry on cutting-edge... ...for contributors of all seniorities.Tenstorrent is seeking talented Physical Design Engineers to implement high-... ...an industry-leading AI SOC. You'll own the complete... ...flow from synthesis to tapeout, working alongside...Permanent employmentTenstorrent
Santa Clara, CA2 days ago$100k
Tenstorrent is leading the industry on cutting-edge... ...for contributors of all seniorities.Tenstorrent is seeking a talented Physical Design Engineer to implement high-... ...flow from synthesis to tapeout, working alongside world... ...with deep expertise in SOC/ASIC physical design...Permanent employmentTenstorrent
Santa Clara, CA22 hours ago$136k - $218.5k
As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect network and last... ....What we need to see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science or...SeniorFull timeNvidia
Santa Clara, CA3 days ago- ...Velaura AI, Inc. is seeking a Design Verification Engineer to verify a next-generation Physical AI SoC. You will collaborate with architects, RTL and software teams to ensure correctness, performance, and safety across RTL blocks and full HW/SW systems under real workloads...Senior
Velaura AI, Inc.
Santa Clara, CA3 days ago - ...Ayar Labs is seeking an ASIC Sr. Staff Engineer to lead design, bring-up and debug of complex digital subsystems in an electro-optical SoC. You will work in a small IC design team, hands-on and independent, delivering clear specifications and robust RTL. You will collaborate...Senior
Ayar Labs, Inc.
San Jose, CA3 days ago - ...NVIDIA Corporation is seeking a Senior ASIC Design Engineer in Santa Clara, CA to design and implement high‑performance GPU and SoC sub-systems. You will own micro-architecture, write... ...performance and power targets for leading AI and graphics products. #J-18808-Ljbffr...Senior
$100k
Tenstorrent is leading the industry on cutting-edge AI technology,... ...looking for contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff... ...SoC physical verification and tapeout closure.A hands-on problem...Permanent employmentTenstorrent
Santa Clara, CA22 hours ago$160k - $220k
...computing. About the Role Join our Physical Design (SoC Integration) team responsible for... ...GDS. As a Sr. Staff Physical Design Engineer, you will lead physical implementation efforts for... ...cross-functional teams to achieve tapeout schedules Minimum Qualifications...SK Hynix Memory Solutions America Inc.
San Jose, CA22 hours ago- ...Google is seeking a Senior Staff CPU Cache Subsystem Design Engineer to lead front-end design teams, define microarchitecture... ...CPU subsystems across target SOCs. You will collaborate with architecture... ..., verification, power, DFT, and physical design teams to optimize...Senior
Google LLC
Mountain View, CA2 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Physical Design Engineer - SoC & Tapeout Lead. Be the first to apply!
Related searches
- staff design engineer San Jose, CA
- product engineer San Jose, CA
- senior manager product engineering San Jose, CA
- new product engineer San Jose, CA
- chief design engineer San Jose, CA
- senior fpga design engineer San Jose, CA
- senior software design engineer San Jose, CA
- cad design engineer solidworks San Jose, CA
- sr. product engineer San Jose, CA
- digital design engineer San Jose, CA