Lead Analog SerDes Architect/Design Engineer (Santa Clara)

Job Details:Job Description: Intel Integrated Photonics Solutions (IPS) is driving the future of high-speed connectivity for data centers through cutting-edge silicon photonics integration. As part of Intel’s Data Center Group, we are transforming Intel from a PC-centric company into a leader powering the cloud and billions of connected devices.Since pioneering the world’s first hybrid silicon laser, IPS has led the industry in scalable, high-volume manufacturing and advanced photonics development. Our mission: deliver next-generation bandwidth growth with smaller form factors, co-packaging, and speeds from 400G today to 1.6T+ tomorrow.We are seeking a Lead Analog SerDes Architect / Design Engineer to join our team and shape the future of data center connectivity. In this role, you will:Defining circuit architecture and enabling designs meeting power, and performance for next generation optical interconnects based on system specifications.As part of the team developing key integrated circuit components the engineer must be able to work collaboratively leading block level development.Specify, architect and design low voltage and low power Mixed-Signal integrated circuits and work collaboratively with digital designers.Plan design work with constraints on performance, schedule and quality.Provide guidance to junior designers and layout engineers.Guidance to develop test plans for post-silicon characterization.Document all design work with review materials and detailed design descriptions..If you are passionate about pushing the limits and want to influence Intel’s differentiation in advanced photonic development, join us and accelerate the future of data center technology,Qualifications:Minimum QualificationsThe ideal candidate should have a minimum of MS in Electrical Engineering with 8+ years of experience in high-speed serial links and deep knowledge of analog CMOS/BiCMOS designs in deep sub-micron process technologies.• Hands-on circuit design experience of SerDes blocks like Equalizers, PLL, Phase-Interpolators, CDR, etc. for 28Gbps+ data rates.• Experience with design of inductors, transmission line, Trans-Impedance Amplifiers (TIA) and modulator drivers.• Experience with design of precision analog circuits like ADC/DACs.• Experience with designing PAM4/NRZ links.• Experience with Mixed signal design flow• Experience with full-chip designs, ESDs and verification flows.Preferred Qualifications• Familiarity with Optical communications.• Experience with 400G/800G/1.6T optical links.• Experience with package/test setup design.Job Type:Experienced HireShift:Shift 1 (United States of America)Primary Location: US, California, Santa ClaraAdditional Locations:Business group:At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers. We offer both broad-market Xeon-based solutions and custom x86-based products, ensuring tailored innovation for diverse needs across general-purpose compute, web services, HPC, and AI-accelerated systems. Our charter encompasses defining business strategy and roadmaps, product management, developing ecosystems and business opportunities, delivering strong financial performance, and reinvigorating x86 leadership. Join us as we transform the data center segment through workload driven leadership products and close collaboration with our partners.Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustThis role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.BenefitsWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the US: $220,920.00-311,890.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.Work Model for this RoleThis role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.SummaryLocation: US, California, Santa ClaraType: Full time