Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

SoC Power Flow Methodology Engineer

$147.4k - $272.1k

Apple Oakbrook

Cupertino, California, United States Hardware

Are you passionate about crafting solutions to intricate challenges? Join the Low Power group at Silicon Technologies and contribute to the development of cutting‑edge technology and capabilities for low‑power chip design. Your work will fuel Apple’s next‑generation chips! Responsible for developing and improving low‑power flow algorithms using AI and machine learning, which significantly impacts the work of many designers involved in mobile system‑on‑chips.

Description

In this role, you’ll develop innovative automated tools and capabilities for the Silicon Engineering Power team. Your contributions will enable the creation of chips with unprecedented power efficiency. You’ll be involved in the architecture, implementation, and validation of advanced low‑power design and verification workflows. Additionally, you’ll shape low‑power strategies for emerging technologies.

Your responsibilities will encompass the development of flows and tools for power analysis, optimization, and verification, seamlessly integrated into stages such as RTL development/verification, synthesis, or place‑and‑route (P&R). You’ll actively leverage various AI tools to innovate new solutions and enhance existing ones. Additionally, you’ll collaborate with design teams to address queries, resolve issues, and ensure the smooth adoption of these methodologies.

Minimum Qualifications
  • A minimum of a bachelor’s degree in a relevant field and a minimum of 3 years of relevant industry experience
Preferred Qualifications
  • Solid grasp of VLSI designs and SOC design processes.
  • Enthusiasm for scripting and leveraging low‑power expertise to innovate software solutions.
  • Enthusiasm for leveraging AI/ML to innovate low‑power methodologies and flows.
  • Experience in flow development and algorithm design using Python/Perl/TCL.
  • Demonstrated proficiency in contemporary software testing and development methodologies.
  • Familiarity with low‑power principles (e.g., low‑power design techniques) is advantageous.

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $147,400 and $272,100, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

Apple accepts applications to this posting on an ongoing basis.

#J-18808-Ljbffr
Vacancy posted 22 hours ago
Similar jobs that could be interesting for youBased on the SoC Power Flow Methodology Engineer in Cupertino, CA vacancy
  • $147.4k - $272.1k

     ...A leading technology company in Cupertino is seeking a Power UPF Engineer to enhance Unified Power Format methodologies for mobile SOC designs. You will be crucial in improving power intent coverage and integrating AI/ML into UPF processes. Ideal candidates possess a bachelor... 
    Suggested

    Apple

    Cupertino, CA
    21 hours ago
  •  ...experienced Physical Design Engineers to contribute to cutting-edge SoC and ASIC projects across...  ...floorplanning, CTS, low-power techniques, timing analysis, and automated design flows, collaborating with...  ...developing innovative PD methodologies, scripting tools, and sign... 
    Suggested

    Qualcomm

    Santa Clara, CA
    3 days ago
  • $150.4k - $277.6k

     ...SoC Power Analysis and Optimization Engineer Cupertino, California, United States Hardware As part of our...  ...GenAI/LLM approaches Explore new methodology to analyze the power data, create...  ...Verilog. Familiarity with SOC design flow and methodology Familiarity... 
    Suggested
    Relocation

    Apple Inc.

    Cupertino, CA
    4 days ago
  •  ...Apple Inc. is seeking an SoC Power Analysis and Optimization Engineer in Cupertino, CA. The role focuses on driving SOC power simulation, optimization and...  ...GenAI/LLM approaches, and contributing to the SOC design flow. Strong communication and a background in ASIC power is... 
    Suggested

    Apple

    Cupertino, CA
    3 days ago
  • $150.4k - $277.6k

     ...SoC Physical Design Engineer - Power Delivery Imagine what you could do here! At Apple, new ideas have a...  ...power grid. Develop features and methodology solutions to be used by wide range of...  ...analysis teams. Resolve design and flow issues related to physical design,... 
    Suggested
    Relocation

    Apple Inc.

    San Jose, CA
    4 days ago
  • $168k - $264.5k

     ...Silicon Co-Design Group, and we turn power and thermal design into executable productization methodology. Power and thermal are among...  ...bridge. We're looking for an engineer who reasons from first...  ...features on sophisticated ASIC or SoC programs.Strong end-to-end understanding... 
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $168k - $264.5k

     ...looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team driving innovation in...  ..., EDA tools, and PD flows through collaboration with...  ...CPU, Network processors and SOC, with emphasis on PPA (Power, Performance, Area) and runtime... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    8 days ago
  •  ...WORLD. At AMD, we believe technology has the power to solve the world’s most important...  ...THE ROLEThe focus of this role is to drive SoC power efficiency methodology with a primary focus on RTL and architecture. The engineer will support the development of IP and SoC... 

    AMD

    Santa Clara, CA
    6 days ago
  • $160k - $275k

     ...silicon micro-architects and design engineers to join our team as we create...  ...You'll Do HereDevelop and maintain power estimation methodologies for AI accelerator SoCs.Build and calibrate energy models...  ...-and-route, and implementation flows.Experience using power analysis tools... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    6 days ago
  • $142.3k - $263.3k

     ...solutions? As part of our Silicon Engineering group, you will generate ideas...  ...will work on the modeling of power dissipation of various IPs...  ...upcoming generations of Apple SOCs. This role provides an opportunity...  ...Understanding of VLSI design flow and CMOS technology.... 
    Relocation

    Apple Inc.

    Cupertino, CA
    4 days ago
  •  ...Principal Design Verification Engineer to lead verification of CPU-subsystem power-management functionality across complex SoC and subsystem...  ...technical judgment and scalable methodology. Responsibilities Lead verification...  ...scenarios, warm‑reset flows, and multi‑domain... 
    Immediate start

    SiFive

    Santa Clara, CA
    3 days ago
  • $192k - $278k

     ...set strategy for the power grid distribution and...  ...EMIR budgets, signoff methodologies, and proactive mitigation...  ...degree in Electrical Engineering, Computer Engineering,...  ...methodologies, and bringing up flows for new projects....  ...and deliver ASICs and SoCs. You will drive... 
    Worldwide

    Google

    Sunnyvale, CA
    5 days ago
  • $220.92k - $311.89k

     ...Description: Intel’s AI SoC organization is driving...  ...Formal Verification Engineer, you will play a critical...  ...validate design, analyze power/performance, and...  ...verification infrastructure and methodology.Apply learnings from...  ...) for automation and flow optimization.• Ability... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    8 days ago
  • $136k - $218.5k

     ...product release, across GPU, SoC, and CPU programs...  ...looking for a hardware engineer who builds the methods,...  ...generation silicon — from first power-on through PVT sign-off...  ..., characterization methodologies, and bring-up playbooks...  ..., or margin test flows that caught issues before... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    5 days ago
  • $213k - $287.5k

     ...Machine Learning Acceleration (MLA) team develops the Inferentia and Trainium SoCs that are used to power today’s AI workloads in datacenters all around the world. As a Sr. SoC Power Engineer, you’ll contribute to the project at the ground level by modeling and estimating... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    7 days ago
  •  ...Broadcom Inc. seeks a Staff Power Engineer in San Jose to own end-to-end power definition, analysis...  ..., and optimization for next-generation SoCs. You will collaborate with architecture,...  ..., plus hands-on scripting to automate flows. You will drive power-aware design... 

    Broadcom Corporation

    San Jose, CA
    19 hours ago
  •  ...believe technology has the power to solve the world’s...  ...™ CPU? Join AMD’s CPU engineering team and help shape...  ...configuration, and control flows.Drive design quality...  ...across design methodologies and workflows.PREFERRED...  ...and RTL for processors, SoCs, or complex IP blocks.... 

    AMD

    Santa Clara, CA
    7 days ago
  • $168k - $264.5k

     ...innovative Senior STA Signoff Methodology Engineer to help drive sign-off...  ...leading GPUs, CPUs, LPUs and SoCs. This position is a broad opportunity...  ...timing.Develop STA and PNR flows and recommendations addressing...  ...constraints, and timing and power optimization.Perform extensive... 
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • $136k - $218.5k

     ...? We’re seeking a Senior VLSI Methodology Engineer to join our team and to design automation that powers library modeling, quality checks...  ..., and release for NVIDIA’s PD flows. We build and integrate data‑...  ...quality checking of GPU and SOC librariesDevelop automated library... 
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • $150k - $220k

     ...overall quality of life. We are seeking an experienced SoC Power Architecture Engineer to define, design, and implement power domain architectures...  ...and state machines for domain power-up/power-down flows, with emphasis on fast wake-up latency requirements for satellite... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    more than 2 months ago
  •  ...seeking a highly skilled hardware design engineer to join the wireless silicon development...  ...team focused on energy-efficient wireless SoCs. You will develop signal processing intensive...  ...FW/SW teams to ship high-performance, power-efficient products to hundreds of... 

    Apple

    Sunnyvale, CA
    4 days ago
  •  ...Apple Inc. in Sunnyvale, CA is seeking a Wireless SOC Design Verification Engineer to own a meaningful verification scope across pre-silicon RTL verification...  ...and firmware engineers. The role emphasizes low-power verification with UPF, directed and constrained-random... 

    Apple

    Sunnyvale, CA
    3 days ago
  •  ...Apple in Santa Clara is seeking a Platform Architecture engineer to analyze SoC power and performance on shipping products. You will use workloads and benchmarks to characterize how our hardware and software work in unison. You will identify performance bottlenecks and... 

    Apple

    Santa Clara, CA
    3 days ago
  •  ...Amazon Inc. in Cupertino is seeking a Sr. SoC Power Engineer to model and estimate power from RTL to final netlist and drive power reduction for our MLA accelerators. You will collaborate with architects, designers, verification and Physical Design teams to define best... 

    Amazon

    Cupertino, CA
    2 days ago
  • $184k - $287.5k

     ...organization is seeking motivated System Software Engineers to contribute to our innovative projects....  ...you will be doing:Build and implement power management policy in system software...  ...firmware for embedded and Datacenter SoCs with a focus on flawless power management... 
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • $152k - $241.5k

     ...highly motivated Senior System Software Engineer to develop and improve system software for...  ...infrastructure. You will work at the intersection of SoC architecture, cellular systems, firmware,...  ...-RAN and cellular infrastructure.Develop power-management policies and performance... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    7 days ago
  • $150.98k - $218.62k

     ...Staff Design Verification Engineer to help develop next-...  ...technology and the SoCs that integrate it. This...  ...expertise, including UVM-based methodologies, SystemVerilog...  ...end-to-end verification flows for eFPGA soft logic within...  ..., timing analysis, power analysis, process variation... 
    Permanent employment
    Full time
    Work at office
    Day shift

    Analog Devices

    San Jose, CA
    5 days ago
  • $150.4k - $277.6k

     ...part of a group that defines flows and methodologies in all these fields that...  ...quality of results) and PPA (power, performance, and area) using...  ...are searching for a talented engineer to join our exciting team of...  ...solvers. Description As an SOC/ASIC FE Implementation... 
    Relocation

    Apple Inc.

    Cupertino, CA
    4 days ago
  • $172.1k - $305.6k

     ...next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You’ll ensure Apple products...  ...with their devices! As our SoC Test Engineer you will be crafting and...  ...Expertise in Semiconductor Test Methodology. Deep understanding of Electronic... 
    Relocation

    Apple

    Cupertino, CA
    3 days ago
  •  ...NVIDIA Corporation in Santa Clara is seeking a Senior VLSI Methodology Engineer to design automation powering library modeling, quality checks, and release for PD flows. You will build data-driven pipelines and verification systems, partnering with process and cell-design... 

    NVIDIA

    Santa Clara, CA
    18 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to SoC Power Flow Methodology Engineer. Be the first to apply!