Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Logic Design Engineer - Hybrid Datacenter RTL

Intel Corporation

Intel Corporation's HIPD team seeks a senior Logic design engineer to advance the UCIE PHY IP for datacenter/server designs. You will craft RTL, simulate, and contribute to architecture definitions for the IP block. Responsibilities include RTL quality checks, timing and power convergence, and design optimization for performance, area, and reliability. Collaboration across organizations is essential for success. #J-18808-Ljbffr Intel Corporation

Vacancy posted 15 hours ago
Similar jobs that could be interesting for youBased on the Senior Logic Design Engineer - Hybrid Datacenter RTL in Santa Clara, CA vacancy
  • Intel's HIPD team seeks a senior Logic design engineer for UCIE PHY IP in datacenter/server designs. You will develop RTL, define architecture features, and ensure design quality...  ...on complex IPs in a dynamic environment. Hybrid work model offered in the US. #J-18808-Ljbffr... 
    Senior

    Intel

    Santa Clara, CA
    15 hours ago
  • Intel is looking for an experienced SoC Logic Design Engineer based in Santa Clara, California. You will develop...  ...degree and has extensive experience in RTL development and SoC logic integration. This role offers a hybrid work model, competitive pay, and comprehensive... 
    Suggested

    Intel

    Santa Clara, CA
    15 hours ago
  • $141.91k - $200.34k

     ...looking for an experienced senior Logic design engineer to join the rapidly growing...  ...PHY IP for Intel's flagship datacenter/server designs....  ..., register transfer level (RTL) coding, and simulation for...  ...role will be eligible for our hybrid work model which allows employees... 
    Senior
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  •  ...Console APUs using a flexible controller design as the base for all our IP. We are looking for an experienced, conscientious logic design engineer in the Dram Controller IP at AMD's Santa...  ...engineer with a strong background in RTL development and a commitment to advancing... 
    Suggested
    Flexible hours

    AMD

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    We are now looking for a Senior Logic Design Engineer! As part of the DGX FPGA Logic Team, you will take charge of a section of FPGA/CPLD development, focusing on micro-architectural definition, RTL coding, logic debug, synthesis, and timing closure. Supporting verification... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $163k - $236k

     ...review management and control subsystem's design microarchitecture specifications.Develop SystemVerilog RTL to implement logic for ASIC products according to established...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $163k - $236k

    Design and implement high-speed blocks, taking end-to-end ownership...  ...Bachelor's degree in Electrical Engineering, Computer Engineering, or a...  ...design or high-speed digital logic design.Experience implementing...  ...within AI/ML-driven systems.As an RTL Design Engineer, you will be a... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $163k - $237k

    Lead the microarchitecture and RTL execution to deliver high-performance network design components which meet strict power...  ...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...  ...including synchronous and asynchronous logic, state machines, and bus... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    5 days ago
  • $136k - $218.5k

    We are now looking for a Senior Logic Design Engineer!As a member of our CPU Logic Design Team, you will be responsible for the design of CPU on-chip...  ...focusing on such tasks as micro-architectural definition, RTL coding, logic debug, synthesis and timing closure,... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $256.05k - $361.48k

     ...our customers.The Physical Design Integration Engineer performs physical design implementation...  ...of custom CPU designs from RTL to GDS to create a design...  ...closely collaborating with logic, circuit, architecture, and...  ...will be eligible for our hybrid work model which allows... 
    Senior
    Full time
    Work experience placement
    Local area
    Immediate start
    Flexible hours
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • Intel is seeking an experienced RTL design engineer to develop mixed-signal IPs, RTL coding, and simulation for cell libraries, blocks, and subsystems...  ...role requires strong Verilog/SystemVerilog skills, digital logic fundamentals, and experience with RTL-to-GDSII flow and EDA... 
    Senior

    Intel

    Santa Clara, CA
    15 hours ago
  •  ...looking for an adaptive, self-motivative logic design engineer to join our growing mixed-signal high-...  ...solutions Develop Verilog RTL and Functional Behavioral Models Drive...  ...LOCATION: Santa Clara, CA #LI-PA1 #LI-Hybrid This role is not eligible for visa sponsorship... 

    Advanced Micro Devices

    Santa Clara, CA
    15 hours ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus...  ...analysis, debugging, block-level functional verification, logical equivalence checking, and CDC/RDC.Solid experience with implementation... 

    CyberCoders

    Santa Clara, CA
    1 day ago
  • AMD in Santa Clara is looking for an experienced Logic Design Engineer to work on Graphics Memory Controller IP for high-performance GPUs. Candidates...  ...like HBM and GDDR. The ideal applicant will be proficient in RTL development, Verilog, and industry-standard CAD tools. This... 

    AMD

    Santa Clara, CA
    15 hours ago
  • Responsibilities: • Architect, design and implement new features, performance improvements...  ...is a plus. • Proficiency with hardware (RTL) design in Verilog, System Verilog, or VHDL...  ...work well with others and a belief that engineering is a team sport. • Knowledge of at least... 
    Senior

    Baidu

    Sunnyvale, CA
    3 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston...  ...: ASIC Design, RTL (Verilog/SystemVerilog), Microarchitecture...  ...skilled Senior ASIC Design Engineer to lead the design and...  ...architecture, particularly in AI datacenter applications.Key... 
    Senior

    CyberCoders

    Santa Clara, CA
    5 days ago
  • $138k - $197k

     ..., and power-efficient RTL code primarily in SystemVerilog...  ...of internal design tools, flows, and methodologies...  ...degree in Electrical Engineering, Computer Engineering,...  ...learning workloads in datacenters. You will be...  ...integration of key digital logic blocks within the TPU.... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $163k - $236k

    Lead the PCIe microarchitecture and RTL development, ensuring high-performance designs that strictly adhere to Power,...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...one project focused on PCIe logic.Experience debugging RTL using... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  •  ...Technology team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-protocol wireline transceivers...  ...off and silicon bring-upPREFERRED EXPERIENCE:  Proficient in logic design concepts and RTL coding using Verilog/System... 

    AMD

    San Jose, CA
    1 day ago
  • $141.91k - $200.34k

     ...Description: The Role and ImpactAs a SoC Logic Design Engineer, you will play a pivotal role in...  ...coding at the register transfer level (RTL), and optimizing performance to deliver...  ...RoleThis role will be eligible for our hybrid work model which allows employees to split... 
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    19 hours ago
  • $168k - $264.5k

    We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing team. If you are looking for a challenging and...  ...plusExposure to flash ADC design is a plusExperience with RTL, logic synthesis and verification, knowledge of Place and Route,... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical...  ...in PD across all of NVIDIA's products - Datacenter AI, HPC, Networking, Robotics, Autonomous...  ...and PD flows through collaboration with RTL, synthesis, DFT, foundry, timing other... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

    We are looking for a Senior CPU Design Engineer! NVIDIA is seeking best-in-class CPU...  ...sub-systems. Implement in RTL and coordinate execution with...  ...design is functional. Exercise logic design skills to optimize...  ...want to hear from you. #LI-Hybrid Your base salary will be determined... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $163k - $237k

    Participate in the Physical Design of complex blocks.Contribute to the design...  ...chip and individual blocks from RTL-to-GDS.Collaborate with internal logic and internal and external teams to...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $135.9k - $201.13k

     ...and lead. Your Team, Your ImpactAs a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE -...  ...datapaths, DSP pipelines, and IP blocks.Own RTL development for assigned blocks,...  ...nodes.Lead integration of digital logic into larger subsystems and top‑level... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    5 days ago
  • $164.47k - $269.1k

     ...Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead...  ...closely with architects, RTL designers, security engineers...  ...limited to: Perform functional logic verification of integrated...  ...will be eligible for our hybrid work model which allows employees... 
    Senior
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • Apple Inc. seeks an experienced RTL Design Engineer to code blocks for advanced mixed-signal circuits and to write precise design specifications. You will collaborate closely with system architects, circuit designers, and design verification engineers to ensure high-quality... 
    Senior

    Apple Inc.

    Sunnyvale, CA
    15 hours ago
  • Apple Inc. in Cupertino, California, is seeking an experienced RTL engineer to specify, design and verify advanced mixed-signal circuits, focusing on the digital side. You will collaborate with system architects, circuit designers and design verification engineers to ensure... 
    Senior

    Apple Inc.

    Cupertino, CA
    15 hours ago
  • SPACE EXPLORATION TECHNOLOGIES CORP is looking for a motivated SR. RTL DESIGN ENGINEER in Sunnyvale, CA to develop cutting-edge ASICs for Starlink. This role includes responsibilities in evaluating design architectures, implementing RTL in Verilog/System Verilog, and collaborating... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    15 hours ago
  • A tech company in Cupertino is seeking an experienced ASIC/VLSI Design Engineer to design innovative communication systems. The role involves collaboration with multiple teams, RTL coding, and optimization of design for performance. Candidates should have over 5 years... 
    Senior

    Retym Israel Ltd

    Cupertino, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Logic Design Engineer - Hybrid Datacenter RTL. Be the first to apply!