Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Logic Design Engineer - Hybrid Datacenter RTL

Intel Corporation

Intel Corporation's HIPD team seeks a senior Logic design engineer to advance the UCIE PHY IP for datacenter/server designs. You will craft RTL, simulate, and contribute to architecture definitions for the IP block. Responsibilities include RTL quality checks, timing and power convergence, and design optimization for performance, area, and reliability. Collaboration across organizations is essential for success. #J-18808-Ljbffr Intel Corporation

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior Logic Design Engineer - Hybrid Datacenter RTL in Santa Clara, CA vacancy
  • Intel's HIPD team seeks a senior Logic design engineer for UCIE PHY IP in datacenter/server designs. You will develop RTL, define architecture features, and ensure design quality...  ...on complex IPs in a dynamic environment. Hybrid work model offered in the US. #J-18808-Ljbffr... 
    Senior

    Intel

    Santa Clara, CA
    20 hours ago
  •  ...using a flexible controller design as the base for all our IP....  ...experienced, conscientious logic design engineer in the Dram Controller IP at...  ...with a strong background in RTL development and a commitment...  ...sponsorship. #LI-MO2 #LI-Hybrid Benefits offered are described... 
    Suggested
    Work experience placement
    Flexible hours

    Advanced Micro Devices

    Santa Clara, CA
    1 day ago
  • $141.91k - $200.34k

    RTL/Logic design using System Verilog Language Job Details Job Description...  ...for an experienced senior Logic design engineer to join the rapidly...  ...IP for Intel's flagship datacenter/server designs. Responsibilities...  ...will be eligible for our hybrid work model which allows... 
    Senior
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $163k - $236k

     ...accelerator IPs.Develop implement, and maintain design blocks or components.Develop SystemVerilog RTL to implement logic for ASIC products according to established...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $163k - $237k

    Lead the microarchitecture and RTL execution to deliver high-performance network design components which meet strict power...  ...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...  ...including synchronous and asynchronous logic, state machines, and bus... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    5 days ago
  • $136k - $218.5k

    We are now looking for a Senior Logic Design Engineer!As a member of our CPU Logic Design Team, you will be responsible for the design of CPU on-chip...  ...focusing on such tasks as micro-architectural definition, RTL coding, logic debug, synthesis and timing closure,... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  •  ...Location: San Jose, CA Hybrid Duration: 12 Months Employment...  ...are looking for a highly experienced Senior ASIC Physical Design Engineer to contribute to the development and...  ...responsible for activities spanning RTL synthesis, floorplanning, physical implementation... 
    Senior
    Contract work

    Nexiva Inc

    San Jose, CA
    1 day ago
  • $256.05k - $361.48k

     ...our customers.The Physical Design Integration Engineer performs physical design implementation...  ...of custom CPU designs from RTL to GDS to create a design...  ...closely collaborating with logic, circuit, architecture, and...  ...will be eligible for our hybrid work model which allows... 
    Senior
    Full time
    Work experience placement
    Local area
    Immediate start
    Flexible hours
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • AMD in Santa Clara is looking for an experienced Logic Design Engineer to work on Graphics Memory Controller IP for high-performance GPUs. Candidates...  ...like HBM and GDDR. The ideal applicant will be proficient in RTL development, Verilog, and industry-standard CAD tools. This... 

    AMD

    Santa Clara, CA
    1 day ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus...  ...analysis, debugging, block-level functional verification, logical equivalence checking, and CDC/RDC.Solid experience with implementation... 

    CyberCoders

    Santa Clara, CA
    6 days ago
  • Responsibilities: • Architect, design and implement new features, performance improvements...  ...is a plus. • Proficiency with hardware (RTL) design in Verilog, System Verilog, or VHDL...  ...work well with others and a belief that engineering is a team sport. • Knowledge of at least... 
    Senior

    Baidu

    Sunnyvale, CA
    3 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston...  ...: ASIC Design, RTL (Verilog/SystemVerilog), Microarchitecture...  ...skilled Senior ASIC Design Engineer to lead the design and...  ...architecture, particularly in AI datacenter applications.Key... 
    Senior

    CyberCoders

    Santa Clara, CA
    5 days ago
  •  ...Technology team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-protocol wireline transceivers...  ...off and silicon bring-upPREFERRED EXPERIENCE:  Proficient in logic design concepts and RTL coding using Verilog/System... 

    AMD

    San Jose, CA
    6 days ago
  •  ...career. THE ROLE: We are looking for an adaptive, self-motivative logic design engineer to join our growing mixed-signal high-speed IO team. As a key...  ...architecture/micro-architecture solutionsDevelop Verilog RTL and Functional Behavioral ModelsDrive/develop ASIC design... 

    AMD

    Santa Clara, CA
    2 days ago
  • $141.91k - $200.34k

     ...Description: The Role and ImpactAs a SoC Logic Design Engineer, you will play a pivotal role in...  ...coding at the register transfer level (RTL), and optimizing performance to deliver...  ...RoleThis role will be eligible for our hybrid work model which allows employees to split... 
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    2 days ago
  • $163k - $236k

    Lead the PCIe microarchitecture and RTL development, ensuring high-performance designs that strictly adhere to Power,...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...one project focused on PCIe logic.Experience debugging RTL using... 
    Worldwide

    Google

    Sunnyvale, CA
    5 days ago
  • $138k - $197k

     ..., and power-efficient RTL code primarily in SystemVerilog...  ...of internal design tools, flows, and methodologies...  ...degree in Electrical Engineering, Computer Engineering,...  ...learning workloads in datacenters. You will be...  ...integration of key digital logic blocks within the TPU.... 
    Worldwide

    Google

    Sunnyvale, CA
    6 days ago
  • $168k - $264.5k

    We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing team. If you are looking for a challenging and...  ...plusExposure to flash ADC design is a plusExperience with RTL, logic synthesis and verification, knowledge of Place and Route,... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

    We are looking for a Senior CPU Design Engineer! NVIDIA is seeking best-in-class CPU...  ...sub-systems. Implement in RTL and coordinate execution with...  ...design is functional. Exercise logic design skills to optimize...  ...want to hear from you. #LI-Hybrid Your base salary will be determined... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $215k - $275k

    Principal Logic Design Engineer Location: San Jose, CA 95134 or Hillsboro, OR 97006 | Hybrid Remote: 3 days in the office per week Industry: Semiconductor - data centers, security...  ..., Engineering Responsibilities: Leading RTL design and microarchitecture development for... 
    Full time
    Work at office
    Remote work

    Cypress HCM

    San Jose, CA
    15 days ago
  • Apple Inc. is seeking an experienced RTL Design engineer to contribute to advanced mixed-signal circuit blocks in Cupertino. You will write RTL code, create detailed design specs, and collaborate closely with system architects, circuit designers, and design verification... 
    Senior

    Apple Inc.

    Sunnyvale, CA
    4 days ago
  • GlobalFoundries in Santa Clara is seeking recent graduates to become a world-class CPU IP Design Engineer, owning RTL development of the latest AI-enabled RISC-V CPU core. The candidate will be responsible for all aspects of the design, including functional features, performance... 
    Senior

    Global Foundries

    Santa Clara, CA
    2 days ago
  • Apple Inc. in Cupertino, California, is seeking an experienced RTL engineer to specify, design and verify advanced mixed-signal circuits, focusing on the digital side. You will collaborate with system architects, circuit designers and design verification engineers to ensure... 
    Senior

    Apple Inc.

    Cupertino, CA
    20 hours ago
  • SPACE EXPLORATION TECHNOLOGIES CORP is looking for a motivated SR. RTL DESIGN ENGINEER in Sunnyvale, CA to develop cutting-edge ASICs for Starlink. This role includes responsibilities in evaluating design architectures, implementing RTL in Verilog/System Verilog, and collaborating... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    1 day ago
  • Qualcomm Atheros, Inc. is seeking an experienced ASIC engineer to independently plan and execute digital architecture, Verilog RTL coding, and verification for next-generation wireless and wired SoCs. You will design, verify, and deliver complex ASICs through functional... 
    Senior

    Qualcomm

    Santa Clara, CA
    5 days ago
  • A tech company in Cupertino is seeking an experienced ASIC/VLSI Design Engineer to design innovative communication systems. The role involves collaboration with multiple teams, RTL coding, and optimization of design for performance. Candidates should have over 5 years... 
    Senior

    Retym Israel Ltd

    Cupertino, CA
    3 days ago
  • $164.47k - $269.1k

     ...Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead...  ...closely with architects, RTL designers, security engineers...  ...limited to: Perform functional logic verification of integrated...  ...will be eligible for our hybrid work model which allows employees... 
    Senior
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $146.72k - $190.1k

    Company: Qualcomm Atheros, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: This individual...  ...-defined responsibility for the digital architecture, design, Verilog RTL coding, implementation, and verification of next generation... 
    Senior

    Qualcomm

    Santa Clara, CA
    5 days ago
  • $120k - $225k

     ...Job Description Job Description We’re hiring experienced RTL Design Engineers to play a key role in designing and implementing the...  ...and RTL implementation, designing high-performance, low-power logic that drives our breakthrough AI hardware.   The team works... 
    Senior
    Night shift

    Mythic

    Palo Alto, CA
    24 days ago
  •  ...silicon for high-performance GenAI. We seek a Physical Design CAD Engineer to own and evolve the CAD flow from RTL to GDSII, delivering performant and correct...  ...across compute, memory, and interconnect. The role is hybrid, requiring three in-office days at Mountain View,... 
    Senior
    Work at office

    MatX Inc.

    Mountain View, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Logic Design Engineer - Hybrid Datacenter RTL. Be the first to apply!