Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Wafer Bonding Integration & Packaging Engineer

thrively

Principal Wafer Bonding Integration & Packaging Engineer About the Opportunity Thrively is partnering with a well-funded, rapidly growing deep-tech company developing next-generation semiconductor and photonics technology for high-performance computing and AI infrastructure. As the company moves from advanced product development toward commercialization and volume manufacturing, we're looking for a Principal Wafer Bonding Integration & Packaging Engineer to take technical ownership of advanced wafer bonding, process integration, packaging development, and manufacturing transfer. This is a highly cross-functional role at the intersection of wafer process integration, advanced packaging, product engineering, and semiconductor manufacturing . You'll work closely with internal engineering teams and external foundry and manufacturing partners to develop robust bonding and packaging solutions, solve complex integration challenges, and transition new technologies successfully into production. We're particularly interested in engineers who combine deep technical expertise with a product mindset—people who understand not only how to develop an advanced wafer bonding or packaging process, but how to integrate it into a complete product architecture and make it manufacturable, repeatable, reliable, and scalable. Candidates with backgrounds in wafer process integration, advanced packaging, MEMS, silicon photonics, heterogeneous integration, 3D integration, or semiconductor technical service engineering are encouraged to apply. What You'll Do Wafer Bonding & Process Integration Own wafer bonding integration strategy from early product development through manufacturing ramp. Develop and optimize advanced wafer bonding processes, including: Fusion bonding Eutectic bonding Hybrid bonding Direct wafer bonding Define and optimize bonding process windows, alignment strategies, thermal budgets, and material compatibility. Drive surface preparation, cleaning, activation, CMP requirements, and post-bond processing. Develop integration strategies that account for both bonding performance and downstream manufacturing requirements. Collaborate with packaging, process integration, and product engineering teams on bonded wafer architectures. Product Development & Manufacturing Transfer Partner with design engineering, process development teams, and external manufacturing partners to establish robust manufacturing flows. Lead process transfer and qualification activities. Drive process readiness for new product introductions. Support engineering builds, qualifications, production ramps, and continuous process improvement. Ensure bonding processes meet yield, quality, reliability, manufacturability, and schedule requirements. Foundry Collaboration Serve as a key technical interface with external semiconductor foundries and fabrication partners. Coordinate engineering experiments, process characterization, and process development activities. Support tape-outs, process qualifications, and manufacturing ramps. Review process data, SPC metrics, excursions, and corrective actions with manufacturing partners. Drive improvements in yield, manufacturability, reliability, and cost. Yield Improvement & Failure Analysis Analyze wafer-level metrology and inspection data to identify process limitations and failure mechanisms.Lead root cause investigations involving bonding defects such as: Voids Delamination Bond strength failures Partner with failure analysis teams and external manufacturing partners to implement corrective actions. Use DOE, SPC, statistical analysis, and structured problem-solving methodologies to improve process capability and yield. What We're Looking For BS, MS, or PhD in Materials Science, Mechanical Engineering, Electrical Engineering, Physics, MEMS, or a related technical discipline. 10+ years of relevant semiconductor product development, process integration, advanced packaging, or CMOS manufacturing experience. Hands-on product development experience with one or more advanced wafer bonding technologies, such as: Fusion bonding Eutectic bonding Hybrid bonding Direct bonding Experience with technologies such as TSV integration, wafer thinning, cavity SOI, heterogeneous integration, or 3D integration. Experience taking semiconductor technologies through NPI and manufacturing ramp. Strong understanding of wafer-level process integration and manufacturing interactions. Experience working directly with semiconductor foundries or external manufacturing partners. Strong knowledge of DOE, SPC, process characterization, statistical analysis, and yield improvement. Nice to Have Experience with MEMS, silicon photonics, advanced packaging, or heterogeneous integration. Technical Service Engineering experience supporting semiconductor customers or foundries. Experience with wafer-level metrology and analytical techniques such as SEM, IR inspection, profilometry, C-SAM, AFM, or similar tools. Experience leading cross-functional engineering efforts across design, manufacturing, suppliers, and external partners. Working knowledge of 8D, FMEA, Six Sigma, and structured root cause methodologies. Why This Opportunity? This is an opportunity to join a well-funded deep-tech company at an important inflection point as it transitions sophisticated semiconductor technology from development into commercialization and scalable manufacturing. You’ll have broad technical ownership, direct influence over critical manufacturing processes, and the opportunity to solve challenging integration problems alongside an experienced multidisciplinary engineering team. This environment will suit someone who enjoys building rather than maintaining—an engineer who is comfortable with ambiguity, likes getting hands‑on with difficult technical problems, and wants their work to have a direct impact on bringing a new technology to market. #J-18808-Ljbffr thrively

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Principal Wafer Bonding Integration & Packaging Engineer in Santa Clara, CA vacancy
  • $160k - $220k

     ...Wafer Bonding Integration EngineernEye.ai, a well-funded optical switch startup, is poised to revolutionize...  ...seeking a Wafer Bonding Integration Engineer to lead the development, integration,...  ...process integration, advanced packaging, MEMS, silicon photonics, or Technical... 
    Principal

    nEye Systems

    Santa Clara, CA
    3 days ago
  • $161k - $221k

     ...global leader in materials engineering solutions used to...  ...team to develop advanced packaging solutions for next-...  ...an Advanced Packaging Integration Engineer, you will lead...  ...flows (e.g., hybrid bonding, 2.5D/3D heterogeneous...  ...technologies, including wafer‑to‑wafer or die‑to‑... 
    Suggested
    Full time

    Applied Materials

    Santa Clara, CA
    6 days ago
  • $147k - $202.5k

     ...global leader in materials engineering solutions used to produce...  ...cutting-edge 2.5D/3D advanced packaging technologies. We are...  ...Engineers to drive die to wafer (D2W) hybrid bonding R&D. This role focuses on...  ...risking, and advanced packaging integration exploration. The role... 
    Suggested
    Full time

    Applied Materials

    Santa Clara, CA
    8 days ago
  • $200k - $240k

    Job Description Principal Package Design Engineer Location: Hybrid at main Renesas Electronics...  ...lead the development and integration of next-generation...  ...Flip-chip, Chip Embedding Wafer-level packaging (WLP/FOWLP...  ...-to-wafer heterogeneous bonding Architecture & Simulation... 
    Principal

    Renesas Electronics Corp.

    San Jose, CA
    4 days ago
  •  ...Astera Labs is seeking an Advanced Packaging Engineer, Principal in San Jose, CA to lead R&D for next-generation photonics packaging...  ...role sets technical direction, drives 2.1D/2.5D/3D integration, and guides wafer-, panel-, and die-level packaging flows with OSAT and... 
    Principal

    Astera Labs

    San Jose, CA
    3 days ago
  •  ...We are seeking a highly capable Customer Package Design Integration Engineer (2.5D / 3D Packaging) to ensure the successful execution of customer chiplet...  ...of: 2.5D / 3D packaging (interposer, TSV, hybrid bonding, RDL/fan-out) High-speed interfaces (HBM, PCIe, UCIe, SerDes... 
    Full time

    Rapidus Corporation US

    Santa Clara, CA
    3 days ago
  • $180k - $240k

     ...scalability. Job Overview We are seeking a Systems Packaging & Assembly Engineer to lead the development and integration of advanced packaging and assembly solutions for...  ...processes including die attach, flip-chip, wire bonding, fiber attach/alignment, and hybrid integration.... 
    Principal
    Contract work

    nEye Systems, Inc.

    Santa Clara, CA
    3 days ago
  •  ...work closely with silicon & package design, marketing, NPI, assembly...  ...solutions achieving signal integrity, thermal, structural...  ...Advanced Package Technology Engineer)-Provide deeper expertise in...  ...fine pitch leaded & BGA wire bond & wafer level packaging solution; or... 
    Full time
    Local area
    Flexible hours

    Broadcom

    San Jose, CA
    6 days ago
  • $145k - $255k

     ...: This role is for a highly skilled and experienced Principal Packaging Design Engineer to lead the development of our next-generation silicon...  ...precision optical assembly. You will work closely with our integrated circuit (IC) design, mechanical, and reliability teams... 
    Principal
    Contract work

    nEye Systems, Inc.

    Santa Clara, CA
    3 days ago
  •  ...Operations LLC is seeking a Staff Advanced Packaging/Process Engineer for R&D to drive the development of...  ..., including die attach, wire bonding, flip-chip, optical alignment, hermetic...  ...such as chip-on-board (COB), flip-chip, wafer-level packaging (WLP), system-in-package... 
    Full time
    Live in

    Lumentum Operations

    San Jose, CA
    5 days ago
  •  ...Renesas Electronics Corp. is seeking a Principal Package Design Engineer to lead development of next-generation packaging solutions for high-performance semiconductors. The role focuses on advanced package architecture, assembly processes, thermal reliability, and cross... 
    Principal

    Renesas

    San Jose, CA
    3 days ago
  •  ...A technology startup in San Jose is seeking an experienced IC Package Mechanical FEA Engineer to develop high-performance packaging solutions for advanced ASICs. The ideal candidate will possess a Bachelor's in Mechanical Engineering or related field and have extensive... 
    Principal

    Lumilens

    San Jose, CA
    7 hours ago
  •  ...Summary  We are seeking a hands-on Senior Packaging Failure Analysis Engineer to lead root-cause investigation of...  ...focus on cross-sectioning bonded components and analyzing material interfaces...  ...involving adhesives, solder joints, wafer/die bonding, eutectic bonding,... 
    Shift work

    nEye.ai

    Santa Clara, CA
    10 days ago
  • $90 per hour

     ...class talent. We are looking for talented engineers and leaders who have an...  ...silicon to the future of mobility. Principal IC Package Design Engineer Summary: We are...  ...definition to detailed layout, signal/power integrity (SI/PI) co-design, thermal management,... 
    Principal
    Flexible hours

    Ethernovia, Inc.

    San Jose, CA
    1 day ago
  •  ...production, it is expanding its engineering organization to support...  ...semiconductor packaging, materials integration, and product reliability requirements...  ...failures involving bonded interfaces, adhesives, solder...  ...interconnects, wire bonding, wafer bonding, and other... 

    thrively

    Santa Clara, CA
    3 days ago
  •  ...Qualcomm is seeking a Principal Level Engineer (Server Software Integration Engineer) based in Santa Clara or other US locations. This role focuses on developing energy-efficient server solutions utilizing Qualcomm’s Snapdragon SoC platforms. You'll lead the integration... 
    Principal

    Qualcomm

    Santa Clara, CA
    3 days ago
  • $210k - $280k

     ...Senior Principal Rack System Integration EngineerSan Jose, California, United StatesThe era of pervasive...  ...at scale. We work with architects, engineering teams, customer datacenter teams, sales...  ...offers a competitive total rewards package, including the base salary, plus equity... 
    Principal
    Full time
    Temporary work
    Local area
    Flexible hours

    SambaNova Systems

    San Jose, CA
    3 days ago
  • Principal Packaging Engineer, Optical Interfaces About the Opportunity Thrively is partnering with a well-funded, innovative technology company...  ...hyperscale data centers. By combining cutting-edge photonic integration with highly efficient, compact hardware architectures,... 
    Principal
    Contract work

    thrively

    Santa Clara, CA
    3 days ago
  •  ...company. We offer an impressive benefit package and career development opportunities. If...  ...Interact with Product Lines, Product Engineers and Silicon Designers in US and overseas...  ...Lead Frame (LF), design, clip design, wire bond ~ Experiences in RD concept development... 
    Principal
    Local area
    Overseas

    Alpha & Omega Semiconductor

    Sunnyvale, CA
    8 days ago
  • $211.8k - $317.8k

     ...Overview Qualcomm Technologies, Inc. is seeking a Principal Level Engineer (Server Software Integration Engineer) to work across various US locations. The...  ...build tools/applications for firmware integration, packaging, and binary manipulation. Experience deploying... 
    Principal

    Qualcomm

    Santa Clara, CA
    3 days ago
  • $136k - $212.75k

     ...are now seeking a hard-working Senior Package Layout Engineer who is committed to making a difference...  ...in substrate layout of wire bond and flip chip packages, preferredSignificant...  ...understanding of high-speed design signal integrity practicesExperience with Virtuoso and... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    8 days ago
  • $108k - $172.8k

     ...:Broadcom is seeking an experienced package mechanical FEA engineer for very-large and complex packages...  ...ll have exposure to emerging package integration technologies, such as co-packaged fiber...  ...chip stacking (3DIC, hybrid copper bonding, heterogeneous integration, etc).... 
    Full time
    Local area
    Worldwide

    Broadcom

    San Jose, CA
    8 days ago
  • Job-ID: 25017110Category: Engineering - Product DevLocation: Santa Clara...  ...of different semiconductor packaging technologies to enable...  ...advances in miniaturization, integration, high reliability, high performance...  ..., ML based package design, wafer bumping, or optical... 
    Local area

    Texas Instruments

    Santa Clara, CA
    5 days ago
  • $180k - $270k

     ...sense of unity and shared responsibility, and we expect trust, integrity, and respect in how we collaborate and make decisions. We...  ...seriously. Some Recent Press: What We Need A Senior Packaging Engineer responsible for architecting and delivering advanced multi-... 
    Principal
    For subcontractor
    Remote work

    Delos Data Inc

    Palo Alto, CA
    2 days ago
  • $149.6k - $245.16k

     ...empower people's digital lives.Intel's Integrated Photonics Solutions (IPS)...  ...highly motivated Silicon Photonics Wafer Test Automation Development Engineer to support the development, implementation...  ...offer a total compensation package that ranks among the best in the industry... 
    Full time
    Internship
    Local area
    Immediate start
    Remote work
    Shift work

    Intel

    Santa Clara, CA
    8 days ago
  • $120.6k - $160k

    DescriptionThe Process Integration Engineer will use experience with device physics to develop advanced...  ...and improve the CIS silicon, color and package process for each CIS technology...  ...performance Analyzes and interprets bench and wafer level data Designs and manages silicon... 

    Omnivision Technologies

    Santa Clara, CA
    8 days ago
  •  ...interconnects to scalable photonic engines, Lumilens is unlocking a new...  ...seeking an experienced IC Package Mechanical FEA Engineer to...  ...packaging and photonic‑integration technologies, including co‑packaged...  ...such as 3DIC, hybrid copper bonding, and heterogeneous integration... 
    Local area

    Lumilens

    San Jose, CA
    9 hours ago
  • $136.88k - $205k

     ...seeking a highly motivated and talented Principal Test Engineer to join our dynamic NPI product...  ...for characterization, production, and wafer sort on Advantest 93K and/or Teradyne...  ...Helpdesk at ****@*****.*** Integrity To support fair and authentic hiring practices... 
    Principal
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    8 days ago
  • $153.6k - $215k

     ...change the world. We are seeking a Package Layout Design Engineer to join our hardware team and...  ...including 2.5D interposer, 3D-IC, fan‑out wafer‑level packaging, and silicon bridge...  ...Exposure to chiplet‑based or heterogeneous integration packaging architectures... 
    Local area
    Flexible hours

    Amazon Inc.

    Cupertino, CA
    3 days ago
  • $2,000 per month

     ...investors and staffed by leading engineers, Etched is redefining the...  ...Summary As a Substrate IC Package Layout Design Engineer you will...  ...closely with silicon, signal integrity, power integrity, and system...  ...~ Optimize CoWoS (Chip-on-Wafer-on-Substrate) interposer designs... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Wafer Bonding Integration & Packaging Engineer. Be the first to apply!