Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Staff Engineer, PCIe PHY/Link Analysis

$163k - $253k

Samsung Semiconductor

Job Description

Job Description

Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. 

Advancing the World's Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. 

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.

At the Technology Enabling Development Lab (TED), our core development focus is the host interface firmware layer that sits in the intersection of system software and flash management firmware. This key host interface firmware technology drives Samsung's breakthrough V-NAND technology and enables our customers to power performance-oriented, demanding, enterprise-class applications ranging from hyper-scale data centers, to big data processing, to software defined virtualized storage arrays and infrastructures.

We are looking for a dynamic, self-motivated engineer to develop and support our cutting-edge Enterprise and Data Center SSD products. The ideal candidate will possess comprehensive expertise across the full PCIe protocol stack - from the Physical Layer (PHY) through the Data Link Layer and up to the Transaction/Transport Layer - with a proven track record in hardware/firmware design, protocol implementation, and complex link bring-up and debugging. 

What You'll Do

  • Protocol Stack Analysis: Understand PHY/Link architecture, implementation, and integration of the PCIe protocol stack from the Physical Layer through the Data Link Layer to the Transaction/Transport Layer, in collaboration with internal H/W teams and external vendors.
  • Link Bring-up & Training: Own LTSSM behavior, link training and equalization sequencing, PCIe enumeration, and configuration-space flows during device bring-up.
  • Transaction/Transport Layer: Analyze and validate TLP/DLLP handling, flow control, credit management, ordering rules, ACK/NAK and replay, error handling (AER), and end-to-end data integrity across the stack.
  • Debug & Optimization: Analyze and debug complex PHY, Link, and Transport layer issues during bring-up and sustaining stages of NVMe SSD products, from Gen1 to the latest generation (Gen7), covering protocol (LTSSM / PCIe enumeration) and PCIe feature-related issues.
  • Compliance & Standards: Participate in and support industry PHY/Link compliance tests, including PCI-SIG events.
  • Field Support: Provide onsite support for PHY/Link related tasks at customer sites and labs.
  • Travel: This position requires up to 25% business travel.

What You Bring

  • BS in Computer/Electrical/Electronic Engineering or Computer Science, and 8+ years of relevant experience in hardware or a MS in Computer/Electrical/Electronic Engineering or Computer Science with 5+ years of relevant experience is required.
  • Protocol Expertise: Deep proficiency with the PCIe protocol spanning the entire architecture from the Physical Layer through the Data Link Layer to the Transaction/Transport Layer.
  • Link Layer Mastery: Strong hands-on knowledge of LTSSM, link training/equalization, PCIe enumeration, flow control, replay/retry, and error handling (AER).
  • PHY Awareness: Working knowledge of PHY-layer operation (CDR to Equalizer such as VGA, CTLE, DFE, FFE, DSP, etc ) sufficient to root-cause link issues that cross the PHY/Link boundary.
  • Firmware & Debugging: Solid experience in C/C++ for embedded systems, and expertise with UART/JTAG/ICE debuggers and general firmware debugging techniques.
  • Analysis Tools: Strong experience with PCIe protocol analyzers, logic analyzers, and signal analyzers for link and transaction-level debug.
  • Collaboration: Ability to work effectively within a multi-functional team environment.

Preferred Skills 

  • Knowledge on SI/PI for PCIe
  • Extended Protocols: Proficiency in NVMe, CXL, or SAS/SATA protocols is a significant plus.
  • Validation: Experience in both pre-silicon and post-silicon SoC validation.
  • Power Management: Experience with PCIe power management (ASPM, L1 substates) and low-power link states.

 

#LI-VL1

 

What We Offer
The pay range below is for all roles at this level across all US locations and functions. Pay within this range varies by work location and may also depend on job-related knowledge, skills, and experience. We also offer incentive opportunities that reward employees based on individual and company performance. 

This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.

Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.
Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.
Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, caregiver support, and medical travel support.
Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.
Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.
Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.

Base Pay Range

$163,000—$253,000 USD

Equal Opportunity Employment Policy 

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.

When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.

Our Commitment to Innovation and Fairness

At Samsung Semiconductor, we use Artificial Intelligence (AI) tools in the recruitment process to enhance efficiency. However, AI is used as a support tool, not a final decision-maker. All hiring decisions are made by our human recruiting team and hiring managers to ensure every candidate is evaluated fairly and holistically.

Recruiting Agency Policy

We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings.

Applicant AI Use Policy 

At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we ask that candidates rely on their own knowledge and skills throughout the process. AI tools may be used for basic preparation, grammar, and research, but should not be used to generate or assist with submitted content or live interview responses. If we determine that AI is being used outside these guidelines, we reserve the right to pause or end the interview, and your candidacy may be disqualified.

Trade Secret Notice

By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.

 

Applicant Privacy Policy


- us/careers/us/privacy/

Vacancy posted 9 days ago
Similar jobs that could be interesting for youBased on the Staff Engineer, PCIe PHY/Link Analysis in San Jose, CA vacancy
  • $163k - $253k

     ...for a dynamic, self-motivated engineer to develop and support our...  ...comprehensive expertise across the full PCIe protocol stack - from the Physical Layer (PHY) through the Data Link Layer and up to the...  ...What You’ll DoProtocol Stack Analysis: Understand PHY/Link architecture... 
    Suggested
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  •  ...global leader in protocol analysis and test solutions...  ...for a top-notch Staff Logic Design engineer who has the right composition...  ...speed protocols (PCIe, USB, Ethernet etc.)...  ...familiarity with TLP/DLLP/PHY layer concepts.Hands-...  ...IP integration, and link training/debug.... 
    Suggested
    Full time
    Work experience placement
    Local area

    Teledyne AnaFocus

    Milpitas, CA
    3 days ago
  • $131.01k - $196.3k

     ...The team works on DSP/PHY/device-level validation...  ...firmware upgrade validation, link recovery, optical and...  ...-generation products.Engineers on this team work close...  ..., failure triage, log analysis, anomaly detection, root...  ...such as Ethernet, PCIe, I2C, MDIO, CMIS, or related... 
    Suggested
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    3 days ago
  • $155k - $250k

     ...for our next-generation link, working closely with...  ...backend, and firmware engineers to bring your designs to...  ...statistical eye and BER analysis, and equalization trade...  ..., or a proprietary D2D PHY — including the specific...  ...112G/224G, IEEE 802.3, PCIe Gen6/Gen7.Experience... 
    Suggested

    d-Matrix

    Santa Clara, CA
    6 days ago
  • $155k - $250k

     ...often determines whether a link closes, and you will...  ...the link and own the analysis showing where jitter originates...  .../MS/PhD in Electrical Engineering, with 5+ years of hands...  ..., or a proprietary D2D PHY — including clocking...  ...112G/224G, IEEE 802.3, PCIe Gen6/Gen7.Experience... 
    Suggested

    d-Matrix

    Santa Clara, CA
    6 days ago
  •  ...NeedSomeone to take the lead in validating our next-gen PCIe interfaces — from controller to PHY, and everything in between.A strong collaborator who...  ...shape emerging technology in a collaborative, fast-moving engineering environment.Tenstorrent offers a highly competitive... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    5 days ago
  • $155.4k - $248.6k

    DescriptionJob Title: Sr Staff Engineer, Factory Board Test Job Location:...  ...teams, and own test coverage analysis from prototype through high-volume...  ...interfaces, high-speed I/O (PCIe, USB, Ethernet, MIPI), and...  ...3.x, Ethernet, MIPI CSI-2/D-PHY) and their test challenges at... 
    Full time
    Contract work
    Work at office

    SiMa Technologies

    San Jose, CA
    4 days ago
  • $175k - $265k

     ...Role OverviewAs a Senior Staff Hardware Qualification Engineer, you will be the final gatekeeper...  ...systems, including PCIe cards OAM modules and chassis...  ...) transients.Failure Analysis (FA): Drive root-cause analysis...  ...) and PCIe Gen5/6 link stability.Cross-Functional... 
    Contract work

    d-Matrix

    Santa Clara, CA
    6 days ago
  • $155k - $250k

     ...Overviewd-Matrix is looking for a Staff Analog Design Engineer to lead analog-mixed signal...  ...Monte Carlo yield analysis across PVT cornersGuide layout...  ..., BoW, or proprietary D2D PHY), familiarity with relevant...  ...CEI-112G/224G, IEEE 802.3, PCIe Gen6/7), or standards body... 

    d-Matrix

    Santa Clara, CA
    2 days ago
  • $127k - $249k

     ...faster than ever.Summary of the RoleThe Staff Engineer (E4) in the Firmware & Product Testing (...  ...development, automation, execution, and failure analysis. This role focuses on NVMe front-end...  ...NVMe architecture, storage protocols, PCIe, and host-to-device... 
    Full time
    Work at office
    Local area
    Immediate start

    Micron

    San Jose, CA
    3 days ago
  • $189k - $301k

     ...networked storage.We are looking for a Sr Staff Engineer who lives at the intersection of AI...  ...placement wins.Lead deep-dive performance analysis spanning the inference runtime, the Linux...  ...SSDs, computational storage - and with PCIe Gen5, CXL, and large-scale GPU-cluster storage... 
    Flexible hours
    Shift work

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  •  ...Job SummaryAs a Senior Low-Level Software Engineer at Cortex, you will be a technical...  ...from Technical Support teams, root cause analysis, interfacing with the support teams and occasionally...  ...field issues, providing a direct link between customer-facing support teams and... 
    Full time
    Local area
    Remote work
    Visa sponsorship
    Work visa

    Palo Alto Networks

    Santa Clara, CA
    6 days ago
  • $163k - $253k

     ...Semiconductor Inc is looking for a talented Senior/Staff PLL Designer with strong background and...  ...CMOS technologies.• Design Serdes analog PHY circuits using advanced deep-submicron...  ....• Perform system modeling and analysis for mixed signal system.• Perform design... 
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  •  ...Lattice is a worldwide community of engineers, designers, and manufacturing...  ...protocol compliance testing such as PCIe/Ethernet/SDI/CoaXpress/JESD204, MIPI D-PHY, MIPI CSI/DSI-2, USB and...  ..., Perl. Knowledge of statistical analysis concepts and use of analysis tools... 
    Work experience placement
    Worldwide

    Jobleads-US

    San Jose, CA
    1 day ago
  • $143.56k - $215k

     ...and 400G inter-datacenter links. Marvell is the trusted partner...  ...’s transition from Copper PHY to high-speed optical...  ...What You Can ExpectAs a Sr. Staff Manager, Product Engineering in Marvell’s AI Connectivity...  ...characterization, root cause analysis, and correlation across bench... 
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    4 days ago
  • $163k - $253k

     ...Semiconductor Inc is looking for a talented Senior/Staff PLL Designer with strong background and...  ...technologies. Design Serdes analog PHY circuits using advanced deep‑submicron...  .... Perform system modeling and analysis for mixed signal system. Perform design... 
    For contractors
    Flexible hours

    Jobleads-US

    San Jose, CA
    1 day ago
  •  ...implementation, place-and-route, and Static Timing Analysis (STA).Collaborate closely with...  ...cross-functional teams across multiple engineering disciplines and geographic locations.Communicate...  ....Experience with HBM, D2D, Serdes, PCIe like protocols.Knowledge in VLSI design,... 

    AMD

    San Jose, CA
    6 days ago
  • $163k - $253k

     ...(FTL), and hardware-software co-design engineered specifically to accelerate AI training and...  ...Mastery: Deep technical knowledge of PCIe/NVMe protocols, specialized enterprise features...  ...requirements.Performance & Bottleneck Analysis: Ability to identify end-to-end system... 
    Local area
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  • $131.01k - $196.3k

     ...firmware and control loops. An engineer in this team will be...  ...products to production. As a Sr. Staff Software Engineer, you will...  ...IM-DD/Coherent DSP, Ethernet/PCIe PHYs, and/or Optical Module...  ...model, with emphasis on the PHY up to the data link levelFamiliarity with forward... 
    Permanent employment
    Full time
    Internship
    Remote work
    Work from home
    Worldwide

    Marvell

    Santa Clara, CA
    4 days ago
  • $131.01k - $196.3k

     ...to thrive, learn, and lead. Your Team, Your ImpactThe Ethernet PHY group at Marvell designs and develops high speed transceivers for...  ...evaluating and diagnostics.Develop test infrastructure, test data analysis tools, and maintaining test scriptsWhat We're Looking ForMinimum... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    4 days ago
  • $168.6k - $269.8k

     ...of all of us—from design and engineering to the manufacturing and marketing...  ...Job Summary The Senior Staff Engineer works closely with Marketing...  ..., systems architecture and analysis, and how the different sub-...  ...high-speed bus interfaces (PCIe, USB 3.0, Gigabit Ethernet).... 
    Hourly pay
    Work at office
    Worldwide
    Shift work

    Becton Dickinson

    Milpitas, CA
    5 days ago
  • $192.1k - $249.6k

     ...brand. Responsibilities Performance Analysis and Optimization Identify and analyze...  ...or Ph.D. in Computer Science, Electrical Engineering, or a related field. ~8+ years of...  ...Accounts (FSA) ~401(k) with Brokerage Link option ~ Company paid Basic Life, AD&D... 
    Full time
    Temporary work
    Flexible hours

    NIO USA, INC

    San Jose, CA
    14 days ago
  • $170k - $220k

     ...products. Perform firmware code review, analysis and improvement. Perform firmware...  ...Experience with at least one storage protocol; PCIe/NVMe, SATA, SCSI ~ Experience in the...  ...either Computer Science or Electrical Engineering; MS is preferred.   COMPENSATION:... 

    SK hynix memory solutions America Inc.

    Santa Clara, CA
    29 days ago
  • $141.4k - $226.2k

     ...customer issues and perform root cause analysis for mission critical applicationsDevelop...  ...position.Bachelors or Masters in Electrical Engineering, or relevant field8+ years of experience...  ...of high-speed interconnects (DDR, PCIe, USB, SerDes) and understanding of high-... 
    Flexible hours

    Universal Robots

    San Jose, CA
    2 days ago
  • $188k - $274k

     ...speed interfaces (MIPI CSI/DSI, PCIe, USB-C, LPDDR) to meet strict...  ...lab characterization, failure analysis, and hardware debugging across...  ...test equipment.Guide junior engineers, author comprehensive design specifications...  ...wireless connectivity.As a Staff Hardware Electrical Engineer,... 
    Flexible hours

    Google

    San Jose, CA
    2 days ago
  • $200k - $240k

     ...modeling, simulation, and optimization engineers to join our Concept Development team and...  ...of numerical methods and assessments of analysis uncertainties. We are passionate about developing...  ...hiring for this position at the Senior, Staff, or Senior Staff level. Your final... 
    Currently hiring
    Local area
    Worldwide
    Visa sponsorship

    Archer Aviation

    San Jose, CA
    6 days ago
  • $163k - $253k

     ...sensor interface, UCIe / die-to-die interconnect and 224/448Gbps UA-link/Ethernet using cutting-edge process technologies.Location: Daily...  ...Serdes architecture and high-speed interconnect standard (USB, PCIe, UCIe)Knowledge and experience with ESD, PLL, clock generation, ADC... 
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    5 days ago
  • $135.04k - $210.55k

    Staff Engineer, Design EngineeringReq ID: 137393Region: Americas Country: USA State/Province: CaliforniaCity: San JoseSummaryThe Signal Integrity...  ...and maintain technical documentation, including reports, analysis summaries, and project updates to support decision-making.... 
    Temporary work
    Work at office
    Local area

    Celestica

    San Jose, CA
    6 days ago
  •  ...DNA of tech.? Vishay is currently seeking applicants for a Staff IC Foundry Engineer.We are currently looking for a Staff IC Foundry Engineer...  ...improve yield and product performance.Perform statistical analysis of wafer fabrication, parametric, electrical test, and yield... 
    Full time
    Local area

    Vishay

    San Jose, CA
    4 days ago
  •  ...accessible over time. That’s where we come in.We combine deep engineering expertise with global-scale manufacturing to deliver the storage...  ...DUTIES AND RESPONSIBILITIESPerform wafer paper failure analysis (FA) and provide disposition for issues flagged by customers.Facilitate... 
    Temporary work
    Immediate start
    Remote work
    Worldwide
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Staff Engineer, PCIe PHY/Link Analysis. Be the first to apply!