Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Staff Engineer, Serdes Analog Design

$163k - $253k

Jobleads-US

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period.

Advancing the World’s Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future.

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities.

Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period.

Samsung Semiconductor Inc. (SSI) is advancing the world’s technology. As a leader in Memory, System, LSI and LCD technologies, our US teams contribute to breakthroughs in 5G, SOC, memory and display. With our global perspective and diversity of thought, we proudly serve our customers around the world. We are looking for team members who share our commitment to learning and growth and excel when collaborating within and across teams.

Location: Daily onsite presence at our San Jose, CA headquarters in alignment with our Flexible Work policy

What You’ll Do

In this role, you will actively work on architecture and circuits of high-speed interconnect transceiver (Serdes). You will work on circuits for Serdes IPs, clock generation as well as traditional analog circuits.

You’ll work with a team to develop high-performance and low-power serdes, including display interface, camera sensor interface, UCIe / die-to-die interconnect and 224/448Gbps UA-link/Ethernet using cutting‑edge process technologies.

  • Design low‑power and low‑voltage analog and custom digital circuit components using advanced CMOS process technologies
  • Translate component design specification to schematics. Build simulation test‑benches to evaluate circuit performance, functionality, power consumption and reliability.
  • Supervise layout designers to generate LVS/DRC clean layout. Optimize layout to improve the power consumption and performance of circuits
  • Functionality and performance validation in Silicon

What You Bring

  • Bachelors with 10+ years, Masters with 8+ years or PhDs with 5+ years of experience.
  • Knowledge and experience with analog circuits/mixed signal circuits: such as bandgap, LDO, filters.
  • Knowledge and experience with circuits of Serdes IPS: CTLE, DFE, FFE, clock distributions, PI, IQ generation.
  • Knowledge of Serdes architecture and high-speed interconnect standard (USB, PCIe, UCIe)
  • Knowledge and experience with ESD, PLL, clock generation, ADC, DAC is a big plus.
  • Well‑versed in EDA tools (Cadence, Spectre, Totem, EMX)
  • Comfortable with scripting languages (Python, Matlab)
  • You’re inclusive, adapting your style to the situation and diverse global norms of our people.
  • An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding.
  • You’re collaborative, building relationships, humbly offering support and openly welcoming approaches.
  • Innovative and creative, you proactively explore new ideas and adapt quickly to change.

What We Offer

The pay range below is for all roles at this level across all US locations and functions. Pay within this range varies by work location and may also depend on job-related knowledge, skills, and experience. We also offer incentive opportunities that reward employees based on individual and company performance.

This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.

Give Back

With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.

Enjoy Time Away

You’ll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.

Care for Family

Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.

Prioritize Emotional Wellness

With on-demand apps and free confidential therapy sessions, you’ll have support no matter where you are.

Stay Fit

Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.

Embrace Flexibility

Benefits are best when you have the space to use them. That’s why we facilitate a flexible environment so you can find the right balance for you.

Base Pay Range

$163,000 - $253,000 USD

Equal Opportunity Employment Policy

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.

When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long‑term conditions, neurodivergent individuals, or those requiring pregnancy‑related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.

Our Commitment to Innovation and Fairness

At Samsung Semiconductor, we use Artificial Intelligence (AI) tools in the recruitment process to enhance efficiency. However, AI is used as a support tool, not a final decision-maker. All hiring decisions are made by our human recruiting team and hiring managers to ensure every candidate is evaluated fairly and holistically.

We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings.

At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we ask that candidates rely on their own knowledge and skills throughout the process. AI tools may be used for basic preparation, grammar, and research, but should not be used to generate or assist with submitted content or live interview responses. If we determine that AI is being used outside these guidelines, we reserve the right to pause or end the interview, and your candidacy may be disqualified.

By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.

Applicant Privacy Policy

Voluntary Self-Identification

For government reporting purposes, we ask candidates to respond to the below self-identification survey.Completion of the form is entirely voluntary. Whatever your decision, it will not be considered in the hiringprocess or thereafter. Any information that you do provide will be recorded and maintained in aconfidential file.

As set forth in Samsung Semiconductor’s Equal Employment Opportunity policy,we do not discriminate on the basis of any protected group status under any applicable law.

If you believe you belong to any of the categories of protected veterans listed below, please indicate by making the appropriate selection.As a government contractor subject to the Vietnam Era Veterans Readjustment Assistance Act (VEVRAA), we request this information in order to measurethe effectiveness of the outreach and positive recruitment efforts we undertake pursuant to VEVRAA. Classification of protected categoriesis as follows:

A "disabled veteran" is one of the following: a veteran of the U.S. military, ground, naval or air service who is entitled to compensation (or who but for the receipt of military retired pay would be entitled to compensation) under laws administered by the Secretary of Veterans Affairs; or a person who was discharged or released from active duty because of a service-connected disability.

A "recently separated veteran" means any veteran during the three-year period beginning on the date of such veteran's discharge or release from active duty in the U.S. military, ground, naval, or air service.

An "active duty wartime or campaign badge veteran" means a veteran who served on active duty in the U.S. military, ground, naval or air service during a war, or in a campaign or expedition for which a campaign badge has been authorized under the laws administered by the Department of Defense.

An "Armed forces service medal veteran" means a veteran who, while serving on active duty in the U.S. military, ground, naval or air service, participated in a United State military operation for which an Armed Forces service medal was awarded pursuant to Executive Order 12985.

Select...

The application deadline for this role is December 31, 2026

#J-18808-Ljbffr Jobleads-US
Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the Staff Engineer, Serdes Analog Design in San Jose, CA vacancy
  • $163k - $253k

     ...part of a global leader whose innovative designs are pushing the boundaries of what’s possible...  ...of high-speed interconnect transceiver (Serdes). You will work on circuits for Serdes...  ...clock generation as well as traditional analog circuits.You’ll work with a team to develop... 
    Suggested
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    5 days ago
  • $155k - $250k

     ...OverviewThis is a hands-on, transistor-level analog design role owning the clocking subsystem of d-Matrix's high-speed SerDes on our IO chiplet — including the PLL, DLL,...  ....What You Will BringBS/MS/PhD in Electrical Engineering, with 5+ years of hands-on analog and mixed-... 
    Suggested

    d-Matrix

    Santa Clara, CA
    6 days ago
  •  ...Samsung Semiconductor, headquartered in San Jose, CA, is seeking an expert for high-speed Serdes architecture and analog/mixed-signal circuit design. You will contribute to Serdes IPs, clocking, and interconnects, working with cutting‑edge processes to deliver high-performance... 
    Suggested

    Jobleads-US

    San Jose, CA
    5 days ago
  • $155k - $250k

     ...possibilities of AI. Role Overviewd-Matrix is looking for a Staff Analog Design Engineer to lead analog-mixed signal IC design for our next-...  ...candidates with deep expertise in any one of the following areas:SerDes verification & characterization — building/maintaining... 
    Suggested

    d-Matrix

    Santa Clara, CA
    2 days ago
  • $155k - $250k

     ...receive datapath of the high-speed SerDes on d-Matrix's IO chiplet —...  ...a hands-on, transistor-level design role on a small team, where...  ..., backend, and firmware engineers to bring your designs to working...  ...Engineering, with 8+ years of hands-on analog and mixed-signal circuit... 
    Suggested

    d-Matrix

    Santa Clara, CA
    6 days ago
  • $177.4k

     ...that impact everyone's life. Join the thinkers, builders, and problem-solvers behind tomorrow’s technology. As a Senior Staff Engineer Analog Design on our Research & Development team, you'll have the opportunity to merge creativity with your technical expertise by... 
    Local area

    Infineon Technologies

    San Jose, CA
    2 days ago
  • $186.47k - $220k

    DescriptionWork on detailed transistor level design of analog and mixed signal circuits for CMOS image sensors. Oversee the floor plan and...  ...with verification, process, test, and application engineers to debug, characterize and optimize performance of fabricated... 

    Omnivision Technologies

    Santa Clara, CA
    2 days ago
  • $163k - $253k

     ...global leader whose innovative designs are pushing the boundaries of...  ...looking for a talented Senior/Staff PLL Designer with strong background...  ...for RF transceivers, SerDes, and high-speed I/O applications...  ...technologies.What You’ll Do• Design RF/Analog PLL and clocking circuits... 
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  • $163k - $253k

     ...global leader whose innovative designs are pushing the boundaries of...  ...Samsung’s paramount R&D innovation engine. We work closely with cross-...  ...You'll DoHands on in analog circuit design, which includes...  ...speed data converters, PLL, and SERDES.Guide layout floor-planning block... 
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  • $163k - $253k

     ...global leader whose innovative designs are pushing the boundaries of...  ...looking for a talented Senior/Staff PLL Designer with strong background...  ...for RF transceivers, SerDes, and high‑speed I/O applications...  ...What You’ll Do Design RF/Analog PLL and clocking circuits using... 
    For contractors
    Flexible hours

    Jobleads-US

    San Jose, CA
    1 day ago
  •  ...shaping the future. Whether you’re designing next-gen processors, enabling...  ...teams across multiple engineering disciplines and geographic locations...  ...implementation of Digital/Analog blocks using Verilog/System...  ....Experience with HBM, D2D, Serdes, PCIe like protocols.Knowledge... 

    AMD

    San Jose, CA
    6 days ago
  •  ...excellent communications with the external fab engineers to ensure that all issues are dealt with...  ...of process/package interactions.Support design & product engineering with scheduling &...  ....Familiarity with product test and analog circuit design will be helpful.Experience... 

    Power Integrations

    San Jose, CA
    2 days ago
  • $140k - $180k

     ...Description (Responsibilities & Deliverables)Design, implement and verify analog / mixed-signal IC designs for various motion sensor products.Evaluate...  ...performance requirements.Interface with digital design engineers to define and optimize sensor architectures and digital... 
    Work experience placement

    TDK InvenSense

    San Jose, CA
    2 days ago
  • $141.15k - $211.4k

     ...deep expertise in architecture, package design, and electrical performance, including SI...  ....What You Can ExpectMarvell’s Central Engineering team is seeking a talented High-speed IC...  ...speed electronic packaging for digital and analog IcsExperience with 2.5D/3D package... 
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    5 days ago
  • $135.9k - $201.13k

     ...thrive, learn, and lead. Your Team, Your ImpactAs a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE - Connectivity Business...  ...DSP pipelines, equalization blocks, clock recovery, and SerDes‑adjacent logic.Expected Base Pay Range (USD)135,900 - 201... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago
  •  ...time. That’s where we come in. We combine deep engineering expertise with global-scale manufacturing to...  ...DescriptionESSENTIAL DUTIES AND RESPONSIBILITIES:Designer will be responsible for the design of high performance analog and mixed-signal circuit blocks.... 
    Temporary work
    Immediate start
    Remote work
    Worldwide
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    3 days ago
  •  ...environmental monitoring, electronics design and development, oceanographic research...  ...are looking for a top-notch Staff Logic Design engineer who has the right composition of knowledge...  ...and high-speed buffering.Exposure to SERDES, PCIe IP integration, and link training... 
    Full time
    Work experience placement
    Local area

    Teledyne AnaFocus

    Milpitas, CA
    3 days ago
  • $300k - $400k

     ...Staff ASIC Engineer (Physical Design OR STA)Total package up to $400k (Base up to $200k + bonus + stock)Total first year realistic income $350-400k....  ...accelerators, HPC, or large-scale compute SoCsExposure to SERDES or high-speed interfacesExperience in RTL design,... 

    CyberCoders

    San Jose, CA
    5 days ago
  • $175k - $265k

     ...shape the endless possibilities of AI. Role OverviewAs Sr. Staff PCB Design Engineer, you will lead the physical design of the boards that connect...  ..., high-layer-count PCBAs (20+ layers) — ensuring 112G/224G SerDes signals stay clean and thousands of amps are delivered with... 

    d-Matrix

    Santa Clara, CA
    2 days ago
  • $116k - $246k

     ...and advance faster than ever.Job Description:As a Mixed-Signal Design Engineer in Micron’s Pathfinding Design Team, you will play a key role...  ...for a memory control circuits (both of digital and analog) from the memory array to the interface block. Collaborate closely... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    6 days ago
  • $175k - $210k

     ...seek talented, passionate, and committed engineers, technologists, and business leaders...  .... We have an immediate need for a Staff Hardware Design Engineer to join our talented and bright...  ...knowledge of circuit design (digital, analog, power) and PCB layout• Prior experiences... 
    Work at office
    Immediate start
    Worldwide

    Supermicro

    San Jose, CA
    4 days ago
  • $150.98k - $218.62k

    About Analog DevicesAnalog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital...  ...of What's Possible. Learn more at and on LinkedIn and X.Staff Power Module Design Engineer in ADI µModule Group:(San Jose, CA, USA)Analog Devices is... 
    Permanent employment
    Full time
    Work at office
    Day shift

    Analog Devices

    San Jose, CA
    2 days ago
  • $150.98k - $218.62k

    About Analog DevicesAnalog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader...  ...Possible. Learn more at and on LinkedIn and X.Staff Systems Design EngineerSan Jose, CA or Colorado Springs, COAs a Staff Systems Design Engineer at Analog Devices, you will drive next-... 
    Permanent employment
    Full time
    Work at office
    Day shift

    Analog Devices

    San Jose, CA
    6 days ago
  •  ...system that will fundamentally change the design, economics, manufacturing and service...  ...our overall quality of life. The Staff Battery Electrical Engineer will participate in all aspects of...  ..., power supplies, and precision analog instrumentation.  ~ Awareness of battery... 
    Work at office
    Flexible hours
    Night shift

    E-Space

    Saratoga, CA
    a month ago
  • $163k - $253k

     ...an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the...  ...or Masters and 8+ yrs with focus in Computer Science, Computer Engineering, Electrical Engineering or equivalent.Strong programming... 
    Work at office
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  • $100k

     ...hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking talented Physical Design Engineers to implement high-performance blocks for our industry-leading CPU and AI/ML architectures. You'll own the complete... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $136.9k - $219k

    DescriptionJob Title: Staff Engineer, Hardware Design Job Location: San Jose, CA (This position requires a full-time, on-site presence in our San Jose, CA office) Job ID: AI2540 Job Description: We are seeking a Staff​ ASIC Design Engineer with deep expertise in RTL design... 
    Full time
    Work at office

    SiMa Technologies

    San Jose, CA
    4 days ago
  • $135.04k - $210.55k

    Staff Engineer, Design EngineeringReq ID: 137393Region: Americas Country: USA State/Province: CaliforniaCity: San JoseSummaryThe Signal Integrity Engineer will play a critical role in the planning of digital PCB designs, simulation, lab verification, and troubleshooting... 
    Temporary work
    Work at office
    Local area

    Celestica

    San Jose, CA
    6 days ago
  • Role OverviewWe are seeking a Senior Staff Storage Backend Engineer to design and optimize the next generation of high-performance distributed storage systems. This role focuses on building the core I/O path, improving scalability, reliability, and software quality across... 

    DataDirect Networks

    Santa Clara, CA
    2 days ago
  •  ...librariesOwn the full development lifecycle for major features, from design and coding through testing, performance tuning, and upstream...  ..., lockstat, and kernel profilersWork closely with Principal Engineers, hardware teams, and application owners to translate real workload... 

    DataDirect Networks

    Santa Clara, CA
    6 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Staff Engineer, Serdes Analog Design. Be the first to apply!