Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Physical Design Engineer

$150k - $170k

eInfochips

eInfochips (An Arrow Company) provided pay range This range is provided by eInfochips (An Arrow Company). Your actual pay will be based on your skills and experience — talk with your recruiter to learn more. Base pay range $150,000.00/yr - $170,000.00/yr Direct message the job poster from eInfochips (An Arrow Company) Semiconductor and Engineering Talent Acquisition Professional !!! Position: Sr. Physical Design Engineer (eInfochips Inc) Experience: 10+ years (Relevant) What candidate will Be Doing: Netlist to-GDSII implementation, including top-level floorplanning, design partitioning, top-level block-to-block/over-the-block routing, repeater flops and balance flop concepts, top-level clock structure planning, clock network SPICE simulation, power mesh planning, and full signoff (DRC, LVS, STA, EMIR). Own and drive PnR execution and closure at both block and top levels, addressing timing, congestion, IR-drop, and physical verification challenges. What we are looking for: A bachelor’s degree in electrical or computer engineering, accompanied by a minimum of 8 years of experience in ASIC or a related field, or a master’s degree in electrical or computer engineering with at least 8 years of experience in ASIC or related discipline. Proficient with industry-standard tools: Synopsys ICC2, Fusion Compiler and scripting in Tcl, Perl, Python for automation and flow development. Expertise in clock gating, logic optimization, and integration of high-speed interfaces like DDR and PCIe. Collaborate cross-functionally with RTL, STA, DFT, verification, and packaging teams to ensure smooth integration and closure. Manage comprehensive signoff processes, including STA (PrimeTime SI), EM/IR analysis (RedHawk), and physical verification (Calibre); handle ECOs and DRC/LVS clean-up. Provide technical leadership, mentor junior engineers, and contribute to successful tape outs at advanced technology nodes (5nm and 3nm). What’s In It for You: At Arrow, we recognize that financial rewards and great benefits are important aspects of an ideal job. That’s why we offer competitive financial compensation, including various compensation plans and a solid benefits package. 401k, With Matching Contributions Short-Term/Long-Term Disability Insurance Health Savings Account (HSA)/Health Reimbursement Account (HRA) Options Tuition Reimbursement And more! Education: Bachelor's Degree Work Arrangement Fully On-Site: Must be able to travel to an Arrow Client office location as requested by Arrow Client leadership. Location: San Jose, USA About eInfochips: eInfochips, an Arrow company (Fortune #133), is a leading global provider of product engineering and semiconductor design services. A rich history of over two decades, with over 500+ products developed and 40M deployments in 140 countries, eInfochips continues to fuel technological innovations in multiple verticals. eInfochips has strategic technology partnerships with Qualcomm, NVIDIA, NXP, Analog Devices, Texas Instruments, Amazon, Microsoft and Google to name a few. Along with Arrow’s $38B in revenues, 22,000 employees, and 345 locations serving over 80 countries, eInfochips is primed to accelerate connected products innovation for 150,000+ global clients. eInfochips acts as a catalyst to Arrow’s Sensor-to-Sunset initiative and offers complete edge-to-cloud capabilities for its clients. Please visit for our portfolio of product engineering services across various industries & verticals. EEO Statement: Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status. (Arrow EEO/AAP policy). Seniority level Mid-Senior level Employment type Full-time Job function Design Industries Design Services #J-18808-Ljbffr

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Physical Design Engineer in San Jose, CA vacancy
  •  ...Position: Physical Design Engineer II (eInfochips Inc) Job Description: What You'll Be Doing: Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals. Work closely with architects, RTL designers, and... 
    Suggested
    Full time
    Temporary work
    Work at office

    Arrow Electronics, Inc.

    San Jose, CA
    8 hours ago
  •  ...Physical Design Engineer - Location: San Jose OR Irvine, CA Our client develops specialized semiconductor solutions for the edge, building processors capable of running AI workloads alongside bandwidth-intensive sensors and wireless platforms. Their systems are designed... 
    Suggested
    Full time
    H1b
    Visa sponsorship
    Relocation package

    Gyga Force Co

    San Jose, CA
    4 days ago
  • $181.1k - $318.4k

     ...than we found it. Join us to help deliver groundbreaking Apple products!Apple’s Silicon Engineering Group (SEG) is hiring hardworking engineers for CPU block-level physical design. Description As a CPU Physical Design Engineer, you will drive or participate in the following... 
    Suggested
    Relocation

    Apple

    Santa Clara, CA
    3 days ago
  • $126.8k - $190.9k

     ...one has solved yet? Do you like changing the game? We have an opportunity for a forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the rare and great opportunity to craft upcoming products that will... 
    Suggested
    Relocation

    Apple

    Cupertino, CA
    1 day ago
  •  ...of ASIC chip adhering to strict schedules and design goals. Work closely with architects, RTL designers, and DFT engineers to resolve implementation and signoff issues across...  ...your blocks. Help close EM/IR, drive LEC and physical verification signoff for your partitions in... 
    Suggested

    Aimwel

    San Jose, CA
    3 days ago
  • $108k - $167.5k

     ...As a Senior Physical Design Engineer, you will be responsible for the physical design implementation PnR run, Performance/Power/Area (PPA) comparison, congestion & DRC analysis, and design optimization. You may also do synthesis, debugging & data analysis, scripting,... 
    Internship
    Work at office
    Flexible hours

    TSMC - Taiwan Semiconductor Manufacturing Company Limited

    San Jose, CA
    3 days ago
  • $100k

     ...hard problems. We are growing our team and looking for contributors of all seniorities. Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full‑chip signoff and ensure manufacturable, high‑quality silicon across advanced technology nodes. You’ll... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    5 days ago
  • $168k - $310.5k

    NVIDIA is seeking a Physical Design Engineer in Santa Clara, California, to drive innovation in physical design methodology across all products. This role emphasizes the development of efficient PPA solutions utilizing advanced technologies and collaboration with various... 

    2100 NVIDIA USA

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...Come join the team and see how you can make a lasting impact on the world. NVIDIA is looking for best-in‑class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our outstanding Networking Silicon engineering team, developing the industry's best... 

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    NVIDIA is seeking a Senior Physical Design and Timing Engineer in Santa Clara, California. You will drive the physical design and timing for our state-of-the-art CPUs and GPUs, applying your expertise in Static Timing Analysis and optimization. The ideal candidate will... 

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

    What you’ll be doing: Developing innovative physical design methodologies for implementation of GPU, CPU, Network processors and SOC, with...  .... What we need to see: MS in Electrical or Computer Engineering (or equivalent experience). Minimum 7 years of experience in... 

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us today! What you'll be doing Drive physical design and timing of high-frequency... 
    Shift work

    NVIDIA

    Santa Clara, CA
    2 days ago
  •  ...We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation architecture. Requirement Advanced Chip Ownership: Proven track record of owning full-chip top-level integration... 

    ACL Digital

    San Jose, CA
    1 day ago
  • $168k - $264.5k

    NVIDIA Gruppe is seeking a Senior Software R&D Engineer specializing in VLSI Physical Design. This pivotal role focuses on algorithms for placement, global routing, and optimizing the physical design of AI chips. You'll be developing tools that shape the layout, speed,... 

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • $116k - $189.75k

    We are looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. What you’ll be doing: Drive Physical Design and timing analysis and closure of NVIDIA’s GPUs, CPUs, DPUs and SoCs at block level, cluster level, and/or full chip level. Help drive... 

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $126.8k - $190.9k

    A leading technology company is seeking a forward-thinking Physical Design Engineer in Cupertino, CA. The role includes contributing to all aspects of physical design, generating timing constraints, and developing high performance low power clock networks. Ideal candidates... 

    Apple

    Cupertino, CA
    3 days ago
  • $100k

    Tenstorrent is seeking talented Physical Design Engineers to implement high-performance blocks for AI and CPU architectures. This hybrid role is based in Fort Collins, CO, Austin, TX, or Santa Clara, CA. Candidates will work on innovative silicon design and optimization... 

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $100k

    A leading AI technology firm is seeking a Physical Design Engineer to tackle complex design challenges and enhance methodologies. You will lead the development of RTL-to-GDS flows and implement AI/ML-driven solutions. Ideal candidates will have over five years of experience... 

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $100k

     ...solving hard problems. We are growing our team and looking for contributors of all seniorities. Tenstorrent is seeking a Physical Design Engineer to lead cross‑functional efforts to solve complex physical design challenges and develop end‑to‑end RTL‑to‑GDS methodologies... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $100k

     ...problems. We are growing our team and looking for contributors of all seniorities. Tenstorrent is seeking a passionate Physical Design Engineer with deep expertise in multi-voltage and low-power SoC design to join our team driving the next frontier of AI silicon. In... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    more than 2 months ago
  • Hybrid // Physical Design Engineer-ASICs, SoCs, VLSI Physical Design Engineer-ASICs, SoCs, VLSI Full time Sunnyvale, CA Job Description: Key Responsibilities: Block-Level Physical Design: Floorplanning & Partitioning - Define optimal floorplan with power grid, macro placements... 
    Full time

    Talent Groups

    Sunnyvale, CA
    5 days ago
  • $120k - $200k

    ASIC/SOC Silicon Physical Design Engineer Mountain View, CA MatX's mission is to make the world’s best AI models run as efficiently as allowed by physics, bringing the world years ahead in AI quality and availability. MatX is seeking silicon physical design engineers... 
    Full time
    Work experience placement
    Local area

    MatX

    Mountain View, CA
    3 days ago
  • $220k - $350k

     ...execution to-signoff of our AI accelerator silicon. Work with chip-design and software teams driving DensityAI's AI accelerator program...  ...silicon. Use and develop AI-assisted tool flows to accelerate physical design timing convergence and signoff timelines.... 
    Permanent employment
    Full time
    H1b
    Visa sponsorship
    Work visa

    DensityAI

    Mountain View, CA
    2 days ago
  • $2,000 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and...  ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...Summary Etched is looking for exceptional Physical Design engineers to join our team. In this... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    3 days ago
  •  ...Job Description Job Description Physical Design Engineer Building AI chips that are hard-coded for individual model architectures. Physical Design Engineer   Seeking exceptional PD engineers to join our team. The candidate will be responsible for working... 

    Ethan Alexander Group

    Cupertino, CA
    7 days ago
  • $175.8k - $264.2k

     ...locations throughout the USA. Responsible for all aspects of physical design verifications including: physical verification methodology for...  ...tool /runset settings. Work with both Physical Design Engineers and foundry for new PDK evaluation and qualification, block level... 
    Full time
    Relocation

    Apple

    Cupertino, CA
    5 days ago
  • $163k - $237k

    Minimum qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 8 years of experience with physical design flow and methodologies. Experience with EDA tools for physical... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $140k - $170k

     ...Salary: $140,000 - $170,000 Credo is engineering the future of high-speed connectivity for...  ...advanced Active Electrical Cables(AECs) all designed for maximum performance, energy...  ...Connect. About the Role As a Senior Physical Design Engineer, you will manage all aspects... 
    Local area

    Credo Semiconductor, Inc.

    San Jose, CA
    9 days ago
  • $120k - $220k

     ...orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated...  ...quality of life. We are seeking a highly experienced Senior Physical Design Engineer to join our ASIC implementation team. In this role, you... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    12 days ago
  • $170k - $230k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Sunnyvale, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Physical Design Engineer. Be the first to apply!