Senior Highspeed I/O Architect - PCIe/CXL/UA Link | Hybrid
$253.3k - $342.7kArm Limited
A leading semiconductor company seeks a High-Speed I/O Architect located in San Jose, California. In this role, you will design innovative on-chip interconnect architectures for next-generation SoCs, collaborating across various markets. The ideal candidate should have over 8 years of experience with coherency protocols and deep expertise in PCIe, CXL, and UA Link. This position offers a competitive salary ranging from $253,300 to $342,700 per year and supports hybrid work arrangements. #J-18808-Ljbffr Arm Limited
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior Highspeed I/O Architect - PCIe/CXL/UA Link | Hybrid in San Jose, CA vacancy
$253.3k - $342.7k
...located in San Jose, California, is seeking a High-Speed I/O Architect. The successful candidate will define and design innovative... .... The ideal candidate will have extensive experience with PCIe, CXL, and UA Link protocols, along with the ability to collaborate effectively...Senior$253.3k - $342.7k
Job Overview: At Arm, the High-Speed I/O Architect defines and designs innovative on-chip... ...interconnect subsystems—including PCIe, CXL, and UA Link—and define coherent and non-coherent... ...you during the recruitment process. Hybrid Working at Arm Arm’s approach to hybrid...SuggestedWork at officeLocal areaShift work- ...(AECG) is looking for a SoC Architect to join the team in defining... ...leverage the state-of-the-art PCIe, CXL, UAL, and Confidential Compute... ..., with a particular focus on I/O subsystems connected over PCIe... ...#LI-DR2 #LI-HYBRID Benefits offered are described...SuggestedFlexible hours
Advanced Micro Devices , Inc.
San Jose, CA3 days ago - ...company in San Jose is looking for a SoC Architect to drive architecture initiatives for the... ...Embedded SoCs. This role involves defining I/O subsystem architectures and collaborating... ...background in SoC design, knowledge of PCIe standards, and experience in embedded computing...Suggested
- Advanced Micro Devices is looking for a SoC Architect in San Jose, CA, to drive novel SoC architecture solutions across applications... ...embedded computing. The role requires strong expertise in I/O subsystems and PCIe, along with effective communication skills to collaborate...Suggested
$147k - $165k
...Senior Firmware Engineer - PCIe/CXL Memory Solutions San Jose, California, United States Astera Labs provides... ...PCIe/CXL/DDR interfaces at PHY and Link layers. Interpret technical... ...systems. Familiarity with server I/O and memory workflows, performance tuning...SeniorFlexible hoursAstera Labs
San Jose, CA3 days ago- ...AMD Firmware I/O Interconnect Architect What You Do At AMD Changes Everything... ...interconnects. This role will focus on PCIe Gen 6/7/8 and emerging... ...trends and standards (PCIe, CXL, OCI), contributing to AMD's... ...flows (boot, enumeration, link training, error handling)....
Advanced Micro Devices , Inc.
Santa Clara, CA1 day ago - A leading semiconductor company seeks a Lead Analog SerDes Architect/Design Engineer to shape the future of data center connectivity in... ...ideal candidate will have a strong background in high-speed serial link design, with hands-on experience in analog CMOS/BiCMOS...Senior
- ...Engineer to significantly impact their Applications group. You will architect critical platform services and collaborate with stakeholders to... ...and expertise in technologies like Go, Node.js, and AWS. This hybrid role requires working 3 days a week in the office. #J-18808-...SeniorWork at office3 days per week
- ...Job Description An AI Interconnect Architect defines and engineers high-speed networking... ...interconnect technologies such as PCIe, CXL, co-packaged optics, UALink, Ultra Ethernet... ...interconnect technologies including transport and link level protocols, switching fabrics, QoS...SeniorTemporary workRemote workFlexible hoursShift work
Sandisk
Milpitas, CA29 days ago - TylSemi in San Jose is seeking a High-Speed IO Architect to lead the architecture of high-speed interfaces across product families. You... ...over 15 years of experience, including significant expertise in PCIe and UCIe standards, alongside a strong track record in managing...Senior
$242.3k - $363.5k
...technology work! As a SoC Performance Architect, you will create performance... ..., DRAM controller and IO (PCIe) flows Proficient in C++ and... ...and fabric bridges for PCIe / CXL / CCIX Strong background in... ...about our US benefits at this link. If you would like more information...SeniorWork experience placementWork from homeNight shift- ...through collaboration with architecture and design teams. The ideal candidate will have a strong background in PCIe architecture, hands-on experience with high-speed I/O systems, and a relevant degree. Benefits offered include a comprehensive package. #J-18808-Ljbffr...Senior
- ...successful candidate will work with senior silicon design engineers. The... ...skills. KEY RESPONSIBILITIES PCIe architecture, design, and... ...and integration of high‑speed I/O subsystems Collaboration with... ...of PCIe Transaction layer, Data Link layer, and Physical layer protocols...
$184k - $287.5k
...exponentially. We are seeking a Senior Systems Performance Engineer... ...! What you'll be doing: Architecting and maintaining custom... ..., sub-optimal occupancy, and PCIe/NVLink bottlenecks. Developing... ...want to hear from you! #LI-Hybrid Your base salary will be determined...SeniorNVIDIA
Santa Clara, CA2 days ago$168k - $264.5k
...Architecture team is hiring a Senior System–Manufacturing Co-... ...What you’ll be doing: Architect system and silicon features to... ...manufacturing-aware methodologies linking test, SRAM behavior, binning,... ...want to hear from you! #LI-Hybrid Your base salary will be determined...SeniorNVIDIA
Santa Clara, CA2 days ago$198.6k - $297.8k
...General Summary: We are seeking a Senior SoC Performance Architect to lead server CPU workload analysis,... ...improvements in CPU, memory, fabric, I/O, firmware, OS, compiler, and application... ...details about our US benefits at this link. If you would like more information...SeniorWork experience placementWork from homeQualcomm
Santa Clara, CA5 days ago- A leading semiconductor company is seeking a senior technical leader to shape the future of memory interface technology. This role will influence the design and delivery of next-generation Memory PHY solutions. Ideal candidates will have over 15 years of relevant experience...SeniorFlexible hours
- A leading semiconductor company is seeking a Foundry Technologist - Process Integration to drive innovations in high-performance logic technologies. The ideal candidate will lead development teams, collaborate with cross-functional teams, and provide mentorship to junior...Senior
- A leading technology firm is seeking a Senior Deep Learning Computer Architect in Santa Clara, CA. The role involves designing hardware architectures to support advanced AI applications and requires a strong background in computer architecture and deep learning. Ideal candidates...Senior
$124k - $280k
...the Data Management team, you architect and manage master data management... ...business processes. As a Senior Manager, you lead large projects... ...glance, please visit the following link: As PwC is an equal... ...information about anticipated application deadlines: #LI-HybridSeniorFull timeH1bPwC
San Jose, CA8 days ago$155k - $410k
...As part of the Data Management team, you architect and manage master data management (MDM) solutions... ...at a glance, please visit the following link: As PwC is an equal opportunity... ...visit this link for information about anticipated application deadlines: #LI-HybridSeniorFull timeTemporary workH1bPwC
San Jose, CA2 days ago$99k - $232k
...As part of the Data Management team you architect end-to-end MDM solutions, including integration... ...at a glance, please visit the following link: As PwC is an equal opportunity... ...visit this link for information about anticipated application deadlines: #LI-HybridSeniorFull timeH1bPwC
San Jose, CA8 days ago$152k - $241.5k
Senior Performance Modeling Architect, CPU Fabric and LLC page is loaded## Senior Performance Modeling Architect, CPU Fabric and LLClocations... ...: Knowledge of emerging memory technologies like CXL (Compute Express Link) or HBM (High Bandwidth Memory) and how they collaborate...SeniorNight shift- ...successful candidate will work with senior silicon architects. The candidate will be... ...strategies High-speed I/O architecture : architect PCIe Gen5/Gen6 RC/EP topologies, NTB links, Ethernet MAC/PHY... ...#LI-RW1 #LI-HYBRID Benefits offered are described...Night shift
Advanced Micro Devices , Inc.
Santa Clara, CA1 day ago $154.68k - $231.7k
...a team of firmware engineers involved in the development of CXL and PCIe End Point devices of Marvell. Responsible for the planning... ...engineering team Work with various cross-functional groups such as Architect, other development teams, QA/Validation, System Test, Product...Permanent employmentInternshipWork from homeMarvell
Santa Clara, CA1 day ago$190k - $223k
Ayar Labs is seeking a Senior Staff Engineer in San Jose, CA, to own electrical modeling for silicon photonics I/O platforms. You will design and analyze high-speed links, contributing significant expertise in analog front-end design and DSP. This role requires a Master...$118.2k - $185k
...with 8+ years of relevant experience. Strong coding skills in C/C++ and a deep understanding of WiFi standards are essential. This hybrid role offers a competitive salary range from $118,200 to $185,000, depending on experience. #J-18808-Ljbffr Vistance Networks, Inc.$210k - $260k
...Astera Labs' Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the... ...Discover more at Role Overview As a Sr. Principal DSP Architect, you will be the technical visionary leading the definition...SeniorFlexible hoursAstera Labs
San Jose, CA4 days ago$189k - $301k
Senior Staff Engineer, SOC Architect and Hardware Engineering San Jose, California, United States What You’ll Do The SoC Architect will serve... ...(Coherent/Non-Coherent Fabric), and high-speed I/O interfaces (e.g., PCIe, UALink or ESUN). Architecture Exploration and Validation...SeniorImmediate startFlexible hours
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Highspeed I/O Architect - PCIe/CXL/UA Link | Hybrid. Be the first to apply!
Related searches
- senior development executive San Jose, CA
- senior technical manager San Jose, CA
- senior procurement specialist San Jose, CA
- senior manager data science San Jose, CA
- senior platform engineer San Jose, CA
- senior procurement San Jose, CA
- senior director product management San Jose, CA
- senior compliance officer San Jose, CA
- senior tax director San Jose, CA
- senior electronic design engineer San Jose, CA