Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Lead ASIC Chip Design Expert — Full-Chip Tapeout

Eridu Corporation

A Silicon Valley hardware startup is seeking an ASIC Chip Design Lead to drive chip design execution from micro-architecture through full-chip integration. This technical role requires hands-on RTL development, managing cross-functional design teams, and ensuring timing closure for full-chip designs. Ideal candidates will have extensive experience in RTL design, micro-architecture, and a proven track record of successful full-chip tape-outs, making impactful contributions to AI infrastructure technology. #J-18808-Ljbffr Eridu Corporation

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Lead ASIC Chip Design Expert — Full-Chip Tapeout in Saratoga, CA vacancy
  • $232k - $368k

    The Silicon Co-Design Group (SCG) sits at the crossroads...  ...functions to deliver chips that change what is possible...  ...Group is hiring a Chip Lead to serve as the...  ...understanding of SoC and ASIC architecture, with recognized...  ...law.SummaryLocation: US, CA, Santa ClaraType: Full time
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ..., we advance your career. The Role As ASIC Director - Chip Lead in our Product Development team, you will...  ...architecture, RTL, analog & custom design, design for test & manufacturing, verification...  ...closure, physical verification, tapeout and post-silicon validation &... 
    Suggested

    AMD

    San Jose, CA
    4 days ago
  •  ...portfolio includes world leading MCUs, SoCs, Analog and...  ...functional teams across digital design, verification, physical...  ...engineering. Define chip-level architecture,...  ...equivalent role for large-scale ASIC/SoC products. ~...  ...methodologies, and full-chip development flows.... 
    Suggested
    Full time
    Worldwide
    Night shift

    Renesas Electronics

    San Jose, CA
    26 days ago
  • $192k - $278k

     ...implementation domains (physical design, package, power, Signal...  ...functional issues that impact chip delivery.Own the physical implementation...  ...technical interactions with ASIC partners and external vendors...  ...ASIC development.Experience leading cross-functional teams (... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    17 hours ago
  • $170k - $196k

    A leading chip and silicon IP provider is seeking a Principal Verification Engineer in San Jose, CA. This full-time hybrid role involves leading verification strategies and working alongside...  ...and UVM, with a strong background in ASIC verification tools. The position offers... 
    Suggested
    Full time

    OSI Engineering

    San Jose, CA
    3 days ago
  • NVIDIA is seeking a Chip Lead in Santa Clara, CA to serve as the technical lead for silicon programs, ensuring technical integrity. The role involves partnering across various functions to resolve technical issues and guiding the integration of features. Ideal candidates... 
    Flexible hours

    NVIDIA

    Santa Clara, CA
    17 hours ago
  • $193.3k - $261.5k

     ...the forefront of hardware/software co-design, leading innovation not just within Amazon...  ...network model execution across our custom ASIC-based ML Accelerator chips.Working at the intersection of...  ...culture of a startup, but with the full weight of Amazon behind us and we invite... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    17 hours ago
  • # Verification Lead (Lead DV)Lumilens • San...  ...supercomputing. From chip-to-chip optical...  ...line of code, every design decision, every breakthrough...  ...You'll Own*** The full DV strategy:...  ...Required*** 10+ years ASIC/SoC verification,...  ...SoC from plan to tapeout.* Proven leadership... 
    Night shift

    Uncover

    San Jose, CA
    3 days ago
  •  ...Technologies in Los Gatos, CA, seeks a Staff ASIC Implementation Engineer to lead RTL-to-synthesis, timing analysis, and tapeout readiness for DSP ASIC programs. You will...  ...backend teams to drive PPA optimization and design closure. The role emphasizes hands-on technical... 

    Arycs Technologies

    Los Gatos, CA
    17 hours ago
  • $141k - $193.5k

     ...produce virtually every new chip and advanced display in the world. We design, build and service...  ...every day in a supportive leading global company. Visit our...  ...experienced Senior Supply Chain expert. This role involves...  ...Additional InformationTime Type:Full timeEmployee Type:... 
    Full time

    Applied Materials

    Santa Clara, CA
    2 days ago
  • $176k - $242k

     ...produce virtually every new chip and advanced display in the world. We design, build and service...  ...every day in a supportive leading global company. Visit our...  ...seasoned materials and process expert to lead the development...  ...InformationTime Type:Full timeEmployee Type:Assignee... 
    Full time

    Applied Materials

    Santa Clara, CA
    2 days ago
  • $214.1k - $309.8k

     ...for data centers by designing some of the most complex chips being developed in the...  ...opportunity to get full exposure to all...  ...of working for the leading networking company in...  ...world!Your Impact:As an ASIC Design Verification...  ...network of doers and experts, and you’ll see that... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • A leading semiconductor company is seeking a highly experienced Physical Design Verification Lead in San Jose, California. The role involves ensuring the physical integrity of high-performance chip designs and requires expertise in Electronic Design Automation tools. Candidates... 

    TSMC - Taiwan Semiconductor Manufacturing Company Limited

    San Jose, CA
    2 days ago
  • $232k - $368k

    NVIDIA is seeking a SoC Verification Engineer in Santa Clara, CA to lead SoC verification for AI-enabled chip designs. The role requires extensive experience in ASIC/SoC verification, project leadership skills, and the ability to manage risks effectively. Applicants should... 

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $200k - $250k

     ...Efficient is seeking a Lead STA Engineer to join our...  ...group and will focus on designing in state‑of‑the‑art fin‑FET...  ...and low‑power designs. Expert knowledge of static timing...  ...Knowledge of physical design and ASIC implementation. Experience in full‑chip sign‑off budgeting.... 

    Efficient Computer

    San Jose, CA
    4 days ago
  •  ...digital and mixed-signal blocks. Design test plans, conduct...  ...SerDes IP blocks, as well as on-chip interconnects. Basic...  ...fields. Experience: US-based lead should have 10+ years of ASIC design verification experience...  ...level Employment Type: Full-time Job Function: Engineering... 
    Full time

    Mirafra Technologies

    San Jose, CA
    2 days ago
  • A cutting-edge technology company is seeking a Sr. Staff HW Engineer for ASIC Implementation to lead RTL integration across DSP ASIC programs. The role includes driving implementation flows, coordinating backend partnerships, and supporting timing closure. Strong experience... 

    Arycs Technologies, Inc.

    Los Gatos, CA
    2 days ago
  • $247k - $337k

    Lightmatter is leading the revolution in AI data center infrastructure...  .... We are hiring a Head of Chip Architecture. You will collaborate...  ...in photonic/AMS chip co‑design. Proven success in developing...  ...Equity grants (applicable to full‑time employees) Salary Base salary... 
    Full time
    Temporary work
    Flexible hours

    Lightmatter

    Mountain View, CA
    2 days ago
  • $161k - $221k

     ...used to produce virtually every new chip and advanced display in the world. We design, build and service cutting-edge...  ...learning every day in a supportive leading global company. Visit our Careers...  ...viewAdditional InformationTime Type:Full timeEmployee Type:Assignee /... 
    Full time

    Applied Materials

    Santa Clara, CA
    4 days ago
  • $220k - $250k

     ...semiconductor startup in Sunnyvale is seeking an RTL Design Tech Lead to oversee micro-architecture and RTL development for complex ASIC/SoC programs. This role requires deep design...  ...to guide teams through the architecture and tapeout phases. Ideal candidates will have extensive... 

    Bolt Graphics

    Sunnyvale, CA
    4 days ago
  • $195k - $268k

     ...used to produce virtually every new chip and advanced display in the world. We design, build and service cutting-edge...  ...learning every day in a supportive leading global company. Visit our Careers...  ...degree.Additional InformationTime Type:Full timeEmployee Type:Assignee /... 
    Full time

    Applied Materials

    Santa Clara, CA
    4 days ago
  • $161k - $221k

     ...used to produce virtually every new chip and advanced display in the world. We design, build and service cutting‑edge...  ...learning every day in a supportive leading global company. Visit our Careers...  ...Additional Information Time Type: Full time Employee Type: Assignee / Regular... 
    Full time
    Relocation

    Applied Materials

    Santa Clara, CA
    1 day ago
  • $300k - $425k

    Job Title: Lead SoC ArchitectJob Location: San Francisco, CA or Los...  ...compute IP into an industry-leading design, we are building the optimized...  ...and partner with a Tier-1 ASIC design house through the process...  ...architecture of next-generation system-on-chip products. The role is... 
    Night shift

    CyberCoders

    Los Altos, CA
    3 days ago
  • Cisco Systems, Inc. in San Jose is seeking a Package Layout Team Leader to guide the local layout team and drive complex ASIC packaging programs. You will provide technical guidance, mentorship, and cross-functional collaboration with SI/PI, silicon floor planning, and... 
    Local area

    Cisco Systems, Inc.

    San Jose, CA
    5 days ago
  • $98.6k - $133.4k

    ASIC/FPGA Design and Verification Engineer - Space Electronics - MTV (Associate, Experienced, or Lead)Company:The Boeing CompanyBoeing Space, Intelligence & Weapons Systems has an exciting...  ...) Right to Work (Spanish)SummaryLocation: USA - Mountain View, CAType: Full time
    Permanent employment
    Full time
    Work experience placement
    Interim role
    Relocation
    Visa sponsorship
    Work visa
    Flexible hours
    Shift work
    Day shift

    Boeing

    Mountain View, CA
    1 day ago
  • $133.5k - $183.5k

     ...used to produce virtually every new chip and advanced display in the world. We design, build and service cutting-edge...  ...learning every day in a supportive leading global company. Visit our Careers...  ...industryAdditional InformationTime Type:Full timeEmployee Type:Assignee /... 
    Full time

    Applied Materials

    Santa Clara, CA
    4 days ago
  • A tech pioneering company in Mountain View seeks a Head of Chip Architecture to lead and mentor a team in developing innovative photonics products. This role requires a Ph.D. and over 10 years of relevant experience. Responsibilities include defining chip architectures,... 

    Lightmatter

    Mountain View, CA
    2 days ago
  • Apple Inc. seeks a Display Silicon Architect to lead the chip architecture for next-generation display ICs in Apple products. You will define...  ...through simulations and testing. The role involves leading design, development, and mass‑production readiness, with emphasis on... 

    Apple Inc.

    Cupertino, CA
    17 hours ago
  • $220.92k - $311.89k

     ...speeds from 400G today to 1.6T+ tomorrow.We are seeking a Lead Analog SerDes Architect / Design Engineer to join our team and shape the future of data...  ...with Mixed signal design flow• Experience with full-chip designs, ESDs and verification flows.Preferred Qualifications... 
    Full time
    Local area
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $232k - $368k

     ...sophisticated AI-enabled SoC designs in the world. These chips power data center AI...  ...with clear mitigation plans.Lead risk identification and mitigation...  ...of hands-on experience in ASIC/SoC functional verification...  ...block integration through full-chip simulation and tape-... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Lead ASIC Chip Design Expert — Full-Chip Tapeout. Be the first to apply!