Senior ASIC Implementation Lead: DSP & PPA Optimization
Arycs Technologies
Arycs Technologies in Los Gatos, CA, seeks a Staff ASIC Implementation Engineer to lead RTL-to-synthesis, timing analysis, and tapeout readiness for DSP ASIC programs. You will coordinate with RTL/verification and external backend teams to drive PPA optimization and design closure. The role emphasizes hands-on technical leadership, development of automation scripts, and collaboration across cross-functional teams to ensure first-pass silicon success. #J-18808-Ljbffr Arycs Technologies
- A cutting-edge technology company is seeking a Sr. Staff HW Engineer for ASIC Implementation to lead RTL integration across DSP ASIC programs. The role includes driving implementation flows, coordinating backend partnerships, and supporting timing closure. Strong experience...SeniorImplementation
- Sr. Staff HW Engineer - ASIC Implementation Location: Cleveland, OH... ...Implementation Engineer to lead and drive digital implementation across our DSP ASIC programs. This role... ...evaluating and optimizing for performance, power, and area (PPA) while working with RTL...SeniorImplementation
$136k - $218.5k
...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is... ...Improve Power, Performance, and Area (PPA) of innovative NVIDIA chips by evaluating trade-offs across DFx, Physical Implementation, Power Optimization and Ease of timing closure to innovate...SeniorImplementationFull timeWork experience placement$180.2k - $297.2k
...and ResponsibilitiesAs a Senior Staff Physical Implementation CAD Engineer, you will shape... ...role, you will lead a team of engineers focusing... ...design productivity, and PPA outcomes across Samsung’s... ...routing, timing, and power optimization) to enable scalable, high-...SeniorImplementationHourly payFull timeWorldwideRelocation- ...scaling rapidly, and are seeking senior technical leadership to... ...We are seeking a Principal / Lead DSP & Systems Architect to own... ...signaling, and hardware-aware DSP implementation, with a track record of... ...Trade-offs: Drive wordlength optimization, parallelism and pipelining...Implementation
- A leading aerospace manufacturer seeks a Principal DFT Engineer to optimize DFT architectures for next-generation ASICs. The role involves collaboration with cross-disciplinary teams and... ...Responsibilities include leading DFT implementation, automation of testing processes,...SeniorImplementation
$196k - $310.5k
We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented... ...Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position... ..., you will develop and to craft and optimize floorplans during early chip development...SeniorImplementationFull time$168k - $264.5k
We are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has continuously reinvented... ...in shaping the architecture, design, implementation, and verification of DFT IPs for our... ..., STA, place & route, and power optimization.Experience in post-silicon bring-up on...SeniorImplementationFull time- ...to complex digital designs, focusing on TPU architecture integration within AI/ML systems. As Implementation Technical Lead, you will own chip implementability, converge PPA, thermal and reliability from architecture to tape-out, and coordinate PD, packaging, Power, DFT...SeniorImplementation
- Intuitive is seeking a Senior System Administrator to oversee the optimization and administration of the organization's Content Management and Translation Management Systems. This role involves leading the implementation of tools that enhance global content development...SeniorImplementation
- ...product portfolio includes world leading MCUs, SoCs, Analog and power... ...across architecture, implementation, and product requirements.... ...silicon execution. Mentor senior engineers and provide technical... ...equivalent role for large-scale ASIC/SoC products. ~ Demonstrated...SeniorImplementationFull timeWorldwideNight shift
- ...in Matlab and firmware and subsequent implementations for our products running on an embedded... ...algorithms. The individual will be writing DSP algorithms to run on the embedded ARM... ...market. Experience in developing & optimizing DSP applications in C and assembly language...SeniorImplementation
$120k - $275k
...and static power reduction.Drive power optimization across compute, memory, interconnect, PCIe... ...with architects and RTL designers to implement power-efficient microarchitecture and RTL... ...in SoC, AI accelerator, GPU, networking ASIC, or high-performance digital design.Strong...SeniorImplementationFull timeWork experience placementLocal areaRemote workMonday to FridayFlexible hours$120k - $145k
...candidate will have over 7 years of SRE/DevOps experience, focusing on design and implementation of multi-cloud systems. Responsibilities include leading initiatives across teams, optimizing performance, and improving reliability. The position offers a salary range of $1...SeniorImplementation$150k - $220k
...interconnects, memory controllers, and peripheral IP Define and implement subsystem‑level RTL integration, ensuring correct connectivity,... ...Engineering, or related field 7+ years of experience in ASIC/SoC design with a focus on processor subsystem integration Strong...SeniorImplementationFull timeWork at officeVisa sponsorship$182.36k - $273.2k
...place to thrive, learn, and lead. Your Team, Your ImpactMarvell’s Optical DSP (ODSP) team within the... ..., industry-leading ASICs for the hyperscale data... ...and we are looking for a senior experienced technical leader... ...) or similar power optimization subsystems· Knowledge of...SeniorPermanent employmentFull timeWork from home- ...value.OverviewWe are seeking an experienced Adobe Journey Optimizer (AJO) Manager to lead the design, architecture, and delivery of enterprise-... ...the end-to-end solution architecture, design, and implementation of Adobe Journey Optimizer engagements.Own technical strategy...ImplementationRemote work
$240k - $300k
Job Title: Sr. ASIC/SoC ArchitectJob Location: San Jose, CA or... ...skilled Sr. ASIC/SoC Architect to lead the design and development of... ...and requirements.Design and optimize memory and cache subsystems... ...-On-Chip (NoC) concepts and implementation.Experience with RISC-V architecture...SeniorImplementationFlexible hoursNight shift- A leading engineering talent provider in Sunnyvale, CA, is seeking an ASIC Power Engineer to enhance power efficiency in custom ASICs for AR/VR products. The ideal candidate... ..., performing in-depth power analysis and optimization. Responsibilities include RTL-level analysis...Senior
$168k - $264.5k
...impact on the world.NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our outstanding Networking... ...Efficient physical design methodologies for implementation of graphics processors and SOCs.Key responsibility...SeniorImplementationFull time- ...for a motivated SR. RTL DESIGN ENGINEER in Sunnyvale, CA to develop cutting-edge ASICs for Starlink. This role includes responsibilities in evaluating design architectures, implementing RTL in Verilog/System Verilog, and collaborating with verification teams. The candidate...SeniorImplementation
- Wipro is seeking a Physical Design Engineer to lead PD/PNR activities in Mountain View. You will drive block-level implementation from netlist to GDSII, including... ...planning, and verification, with emphasis on PPA, timing convergence, and signoff. The role requires...SeniorImplementation
- ...we advance your career. The Role As ASIC Director - Chip Lead in our Product Development team, you... ...successful candidate will work with senior silicon design engineers, architects,... ..., Power, Floorplan, and identify key implementation decisions Serve as Engineering’s interface...Implementation
$241k - $297k
...Product Manager to define and execute the product roadmap aimed at optimizing depot operations. This hybrid role involves collaboration... ..., sales, and design teams to ensure the successful implementation of innovative solutions. The ideal candidate must have over 7...SeniorImplementation- ...technology that moves the world forward.THE ROLE:We are seeking a lead PPA Architect to ensure that CPU Core & Cache complexes used in... ...alignment and execution across architecture, physical design implementation, FW/BIOS, SIPI, and platform teams, ensuring timely closure...ImplementationTemporary work
$168k - $264.5k
...world.We want a skilled and motivated Implementation Methodology Engineer for NVIDIA's... ...advanced-node chip development. You will lead aggressive PPA optimization campaigns and invent next-generation... ...of hands-on proven experience in ASIC implementation methodology and EDA...SeniorImplementationFull time$184k - $287.5k
...re now looking for a Sr. Inference Engineer, for GPU Kernel Optimization! What does it take to push every LLM inference operation to... ...is GPU kernel microbenchmarking: measuring competing kernel implementations at real-silicon fidelity across the full configuration space...SeniorImplementationFull time$136k - $218.5k
NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity to have a real impact in a dynamic, technology-focused company impacting product lines...SeniorImplementationFull time- ...blocks for TPU architecture and contribute to bit-exact silicon implementations powering Google’s AI models. You will drive front-end design... ...modules from architectural spec to silicon. This role demands deep DSP and high-speed logic expertise with front-end flow proficiency...SeniorImplementation
$136k - $218.5k
...on-chip interconnect network and last-level caches, working on implementation, synthesis and timing closure while collaborating closely with... ....Verilog expertise is preferred as is a deep understanding of ASIC design flow including RTL design and verification, DFT, and...SeniorImplementationFull time
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior ASIC Implementation Lead: DSP & PPA Optimization. Be the first to apply!
- senior leadership Los Gatos, CA
- senior manager automotive Los Gatos, CA
- senior application administrator Los Gatos, CA
- senior manager accenture Los Gatos, CA
- remote senior project manager Los Gatos, CA
- senior performance engineer Los Gatos, CA
- senior tech Los Gatos, CA
- srs Los Gatos, CA
- senior vice president of operations Los Gatos, CA
- senior manager m&a tax Los Gatos, CA


