Design For Test Engineer

This position requires - Clear Background, Drug Test, and Education Check.

Must be authorized to work in the US for any employer without Sponsorship.

(Principal Only! No Corp to Corp)

Position Title:

Design For Test Engineer

Location:

San Jose, CA

Pay Rate:

$100-$130

Contract Duration:

6 months contract

The team is looking for a Design-for-Test contractor to test and validate the next generation chips. Candidate will be responsible to work with Front End and Physical Design teams to implement DFT and test designs which will impact the product lines for radio frequency (RF) and BlueTooth/Wireless LAN chipsets.

Job Responsibilities:

• Experience with memory BIST – Siemens Tessent Flow • Experience with gate-level simulation and simulation debug
• Experience with automation and scripting – Tcl/Perl/Python
• Experience with scan compression – SEQ/Ultra/TestKompress
• Experience with ATPG – Tetramax
• Experience with ATPG diagnosis, ATE debug and silicon bring up
• DFT pattern translation – VTRAN
• Experience with RTL design – Verilog/system Verilog
• Some experience with STA and timing analysis concepts – PrimeTime (CDC, clock gating checks, timing constraints)

Requirements:

• 5+ years relevant industrial DFT experience
• Excellent problem solving and debugging skills
• Ability to complete assignments independently

We encourage Minorities, Women, Protected Veterans and Disabled individuals to apply for all positions that they may be qualified for. We maintain a drug-free workplace and perform pre-employment substance abuse testing and background checks

#J-18808-Ljbffr Jobleads-US