Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Verification Technical Lead, TPU

$192k - $279k

Google

Lead the functional verification team for significant portions of TPU designs, developing advanced functional verification infrastructure such as subchip, subsystem and fullchip level environments.Define and drive advanced verification strategies, including the use of simulation, for bug hunt, formal verification for corner-case bugs and emulation for system validation.Perform functional verification and performance validation for both pre-silicon and post-silicon phases.Work closely with front-end design, architecture, and performance teams to ensure architectural compliance and achievement of performance goals.Analyze coverage from various dimensions and develop monitors and checkers for quality assurance.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.10 years of experience with verification methodologies and languages such as UVM and SystemVerilog.Experience developing and maintaining verification testbenches, test cases, and test environments.Preferred qualifications:Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.Experience with universal verification methodology (UVM), SystemVerilog, or other scripting languages such as Python, Perl, Shell, Bash, etc.Knowledge of general purpose operating systems such as Linux and Android.Familiarity with ARM Instruction Set Architecture.In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide. We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.Individual pay is determined by factors including job-related skills, experience, and relevant education or training. US: $192000 - $279000 (USD) + 20% bonus target + equity + benefitsLearn more about benefits at Google.Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.10 years of experience with verification methodologies and languages such as UVM and SystemVerilog.Experience developing and maintaining verification testbenches, test cases, and test environments.

Vacancy posted 6 hours ago
Similar jobs that could be interesting for youBased on the ASIC Design Verification Technical Lead, TPU in Sunnyvale, CA vacancy
  • $138k - $198k

    Plan the verification of complex digital design blocks by understanding the design specification...  ...SystemVerilog/UVM for ASICs.Familiarity with ASIC...  ...opportunity to drive cutting-edge TPU (Tensor Processing Unit)...  ...the future of world-leading hyperscale computing, with... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    6 hours ago
  • $192k - $279k

    Lead the physical design implementation and strategy for high-performance silicon, with leadership scope...  ..., and timing closure) for high-speed ASICs in advanced process nodes.Experience...  ...physical sign-off, and 2.5D/3D packaging.Technical leadership experience managing... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $138k - $197k

    Plan the formal verification strategy, create the properties...  ...for the digital design blocks.Utilize formal property...  ...to drive cutting-edge TPU (Tensor Processing Unit...  ...-driven systems. As an ASIC Formal Verification Engineer...  ...the future of world-leading hyperscale computing,... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $183.8k - $263.6k

     ...other grow. Because full product development—from design to qualification to production—is within our...  ...the digital world. Your ImpactParticipate in the ASIC design verification for Cisco high-end switching products.Lead, architect, develop, and maintain block, cluster... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $138k - $198k

    Plan and execute the verification of next-generation configurable infrastructure IPs, interconnects...  ...and corner cases.Debug tests with design engineers to deliver functionally correct...  ...needed to solve the problem. As an ASIC Design Verification Engineer, you will be... 
    Suggested
    Worldwide

    Google

    Mountain View, CA
    6 hours ago
  • $186.9k - $267.7k

     .... Because full product development—from design to qualification to production—is within...  ...and problem solving.Collaborate with the verification team to address design bugs and close...  ...or Computer engineering and 8+ years of ASIC Design experience, or Master’s degree in... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $116k - $166k

     ...microarchitecture for digital designs within the TPU.Write performant, and...  ...Collaborate with the Verification team to develop test...  ...Science, a related technical field, or equivalent...  ...of experience in ASIC RTL design using...  ...the future of world-leading hyperscale computing,... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $200k - $300k

    Job Title: Lead SoC Design Engineer - Edge AI, High-Performance ASICJob Location: Los Altos, CA...  ...outcomes and partner with a Tier-1 ASIC design house through the process. As our...  ...reviews with software, architecture, and verification teams.Drive PPA targets: Since we are developing... 

    CyberCoders

    Los Altos, CA
    2 days ago
  • $168.8k - $241.2k

     ...Because full product development—from design to qualification to production—is...  ...Silicon One development organization as an ASIC DFT STA Technical Lead. You are a detail-oriented STA...  ...with RTL design, CDC/RDC and conformal verification, SDC development.Prior working experience... 
    Full time
    Temporary work
    Work experience placement
    Local area
    Flexible hours
    Shift work

    CISCO Systems

    Santa Clara, CA
    4 days ago
  • $182.36k - $273.2k

     ...Marvell is a place to thrive, learn, and lead. Your Team, Your ImpactOur design team works on state-of-the-art...  ..., floor planning, backend, verification, DFT, STA teams, and other cross-functional...  ...-architecture of complex custom/ASIC products, focusing in one or more of... 
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago
  • $240k - $334k

    Lead, mentor and manage a team of RTL Design and DV Engineers developing DRAM subsystems including HBM.Collaborate...  ..., physical layers, and verification models during the selection and...  ...efficiency, and integration.As Technical Manager for TPU DRAM, you will develop and validate... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $210.6k - $305.1k

     ...on pushing the boundaries of ASIC design for advanced process nodes....  ...standardsCreates innovative verification strategiesOversees system level...  ...design functions bringing technical expertise to highly complex...  ...scenariosInterfaces with vendors and design leads on complex issuesDrives... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $157.3k - $212.8k

     ...Acceleration team you’ll be responsible for the design and optimization of hardware in our data...  ...technologies. We’re looking for an ASIC Design Eengineer to help us trail-blaze...  ...including architects, fellow designers, verification specialists, pre- and post-silicon... 
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  • $143.8k - $230k

     ...hands-on Principal Digital Design Engineer to serve as the Chip Lead for our next-generation...  ...you will be the primary technical anchor responsible for the...  ...design, physical design, and verification, owning the design...  ...direct industry experience in ASIC/SoC digital design, with... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    2 days ago
  • $240k - $334k

    Define and drive the technical roadmap and architecture...  ...or hardware-software co-design.Experience developing systems...  ....Experience as a lead architect driving multi...  ...to drive cutting-edge TPU (Tensor Processing Unit...  ...leverage your design and verification expertise to verify... 
    Worldwide
    Shift work

    Google

    Sunnyvale, CA
    3 days ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software that accelerates innovation...  ...stacks enable us to take on technical challenges that have never...  .... We’re looking for an ASIC Design Eengineer to help us trail...  ...architects, other designers, verification teams, pre- and post-silicon... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  • $210.6k - $305.1k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ...and route, static timing analysis, power integrity, physical verification and equivalence checks with a focus on performance, power and... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $207k - $301k

    Design, develop, test, deploy, and debug critical system software that enables TPU Machine Learning accelerators to function seamlessly.Develop...  ...large-scale ML systems.Lead high-impact projects and steer...  ...team strategies.Provide technical guidance and mentorship to software... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $186.9k - $267.7k

     ...core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and...  ...developing and testing some of the most complex ASICs being developed in the industry.Your Impact:As a technical leader, you will own and drive end-to-end DFT flow... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $163k - $237k

    Lead CAD methodology engineers to provide support for chip Design Verification (DV) teams, and manage and mitigate support issues for tool...  ...geography.Perform or guide technical evaluations of tools for possible...  ...to drive cutting-edge TPU (Tensor Processing Unit) technology... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $163k - $237k

    Engage with DFT and Design teams at early design stage to define...  ..., and integrate DFT verification into the overall ASIC design flow.Prepare silicon...  ...opportunity to drive cutting-edge TPU (Tensor Processing Unit)...  ...shaping the future of world-leading hyperscale computing, with... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $175k - $275k

     ...Cerebras to deliver industry-leading training and inference speeds;...  ...About The RoleAs a lead front-end design engineer, you will be a key...  ...collaboration and management of external ASIC vendor. You will collaborate closely with the design verification, physical design, software and... 

    Cerebras Systems

    Sunnyvale, CA
    2 days ago
  • $163k - $236k

    Lead advanced SoC integration projects from concept to...  ...schedules.Partner with ASIC teams on complex interposer and package design, and resolve multi-die physical...  ...closely with Verification and Emulation teams to resolve...  ...an opportunity to drive TPU (Tensor Processing Unit)... 
    Worldwide

    Google

    Sunnyvale, CA
    6 hours ago
  • $220.92k - $311.89k

     ...are an engineer with strong technical and communication skills...  ...hardware.Role OverviewAs a Lead Senior Design Engineer - AI SoC Development...  ...collaborate across architecture, verification, and physical design teams...  ...and implementation for ASIC/SoC development.Preferred... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $184k - $287.5k

    NVIDIA is seeking elite ASIC Infrastructure engineers to deliver the tooling...  ...environment that enables DV and RTL Design for the world's leading GPUs. This position offers the opportunity...  ...pipeline and/or pre-submit verification flow experience, for example using Jenkins... 
    Full time
    Work experience placement
    Work at office
    Worldwide

    Nvidia

    Santa Clara, CA
    1 day ago
  • $207k - $301k

    Lead and manage the team responsible for TPU development and Silicon Validation by setting clear priorities...  ...goals.Define the technical roadmap, guide complex system designs to solve ambiguous problems,...  ...drive pre- and post-silicon ASIC validation across simulation... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $207k - $301k

     ...Software Engineer Manager, TPU Silicon Validation...  ...years of experience in a technical leadership role. ~2...  ...~ Experience with test design. Preferred Qualifications...  ...embedded software or ASIC firmware development...  ...Manager, you will lead a group focused on building... 
    Worldwide

    Google Inc.

    Sunnyvale, CA
    3 days ago
  • $138k - $198k

     ...silicon test plans, based on design specifications and...  ...system validation and verification, then utilize it all to...  ...experience in bringing up ASICs, performing functional...  ...to drive cutting-edge TPU (Tensor Processing Unit...  ...the future of world-leading hyperscale computing, with... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $138k - $198k

     ...complex hardware/software designs in pre-silicon through...  ...high speed interfaces, ASIC interfaces, memory...  ...to drive cutting-edge TPU (Tensor Processing Unit...  ...leverage your design and verification expertise to verify complex...  ...the future of world-leading hyperscale computing, with... 
    Worldwide

    Google

    Sunnyvale, CA
    6 hours ago
  • $183k - $247.6k

     ...center locations in the U.S., Europe, Singapore, and Japan, and customers across all industries. We are seeking experienced Design Verification Engineers to build the next generation of our cloud server chips. Our success depends on our world-class server infrastructure... 
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Verification Technical Lead, TPU. Be the first to apply!