Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC CAD/EDA Flow Developer

$88.8k - $187.74k

Capgemini Engineering

Location San Jose, CA or Irvine, CA About the job you're considering In this role, you will help shape and evolve Mixed Signal-ASIC CAD and EDA methodologies used to deliver complex designs on advanced process technologies. You will collaborate with design, layout, and physical implementation teams to improve tools, flows, and signoff practices that directly impact silicon quality, performance, and time‑to‑market. Your Role & Responsibilities In this role, you will Influence and evolve ASIC / SoC CAD tools, flows, and design methodologies across design construction, optimization, and sign‑off Drive sign‑off closure , including timing (SI and OCV), power, IR, and physical verification at block and chip level Interpret and resolve DRC, LVS, ERC, and PEX results efficiently to meet program schedules Apply strong knowledge of constraints, timing fixes, and SI prevention techniques Partner with design and layout teams to meet performance, area, power, and reliability targets Leverage design automation, scripting, and UNIX environments to improve flow robustness and productivity Your Skills & Experience 8+ years of experience in analog and mixed‑signal layout design using deep submicron CMOS technologies, including 3+ years of recent experience on advanced nodes such as FinFET. Strong understanding of Mixed Signal- ASIC/SOC CAD flows and signoff methodologies, including timing, power, IR, and physical verification. Proficient in SKILL and Perl, with a solid foundation in software development. Python experience is a plus. Hands‑on experience with EM/IR analysis, DRC/LVS/PEX/ERC, and working through signoff and waiver processes. Familiar with circuit design fundamentals, including device characteristics, SPICE and Verilog netlists, and simulation concepts. Experience using industry‑standard EDA tools such as Synopsys ICC/ICC2 and Cadence Innovus/Virtuoso in UNIX/Linux environments. Demonstration of strong communication and collaboration skills, enabling you to work effectively across engineering disciplines and influence technical outcomes. The base compensation range for this role in the posted location is $88,800 up to $187,740 per year. Capgemini provides compensation range information in accordance with applicable national, state, provincial, and local pay transparency laws. The base compensation range listed for this position reflects the minimum and maximum target compensation Capgemini, in good faith, believes it may pay for the role at the time of this posting. This range may be subject to change as permitted by law. The actual compensation offered to any candidate may fall outside of the posted range and will be determined based on multiple factors legally permitted in the applicable jurisdiction. These may include, but are not limited to Geographic location, Education and qualifications, Certifications and licenses, Relevant experience and skills, Seniority and performance, Market and business consideration, Internal pay equity. It is not typical for candidates to be hired at or near the top of the posted compensation range. In addition to base salary, this role may be eligible for additional compensation such as variable incentives, bonuses, or commissions, depending on the position and applicable laws. Benefits Capgemini offers a comprehensive, non‑negotiable benefits package to all regular, full‑time employees. In the U.S. and Canada, available benefits are determined by local policy and eligibility and may include: Paid time off based on employee grade (A‑F), defined by policy Vacation 12-25 days, depending on grade, Company paid holidays, Personal Days, Sick Leave Medical, dental, and vision coverage (or provincial healthcare coordination in Canada) Retirement savings plans (e.g., 401(k) in the U.S., RRSP in Canada) Life and disability insurance Employee assistance programs Other benefits as provided by local policy and eligibility Important Notice: Compensation (including bonuses, commissions, or other forms of incentive pay) is not considered earned, vested, or payable until it becomes due under the terms of applicable plans or agreements and is subject to Capgemini’s discretion, consistent with applicable laws. The Company reserves the right to amend or withdraw compensation programs at any time, within the limits of applicable legislation. Disclaimers Capgemini is an Equal Opportunity Employer encouraging inclusion in the workplace. Capgemini also participates in the Partnership Accreditation in Indigenous Relations (PAIR) program which supports meaningful engagement with Indigenous communities across Canada by promoting fairness, accessibility, inclusion and respect. We value the rich cultural heritage and contributions of Indigenous Peoples and actively work to create a welcoming and respectful environment. All qualified applicants will receive consideration for employment without regard to race, national origin, gender identity/expression, age, religion, disability, sexual orientation, genetics, veteran status, marital status or any other characteristic protected by law. This is a general description of the Duties, Responsibilities and Qualifications required for this position. Physical, mental, sensory or environmental demands may be referenced in an attempt to communicate the manner in which this position traditionally is performed. Whenever necessary to provide individuals with disabilities an equal employment opportunity, Capgemini will consider reasonable accommodations that might involve varying job requirements and/or changing the way this job is performed, provided that such accommodation does not pose an undue hardship. Capgemini is committed to providing reasonable accommodation during our recruitment process. If you need assistance or accommodation, please reach out to your recruiting contact. Please be aware that Capgemini may capture your image (video or screenshot) during the interview process and that image may be used for verification, including during the hiring and onboarding process. Click the following link for more information on your rights as an Applicant in the United States. #J-18808-Ljbffr Capgemini Engineering

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the ASIC CAD/EDA Flow Developer in San Jose, CA vacancy
  • Our client, a leading organization in the semiconductor industry, is seeking an ASIC CAD/EDA Flow/Methodology Developer to join their team. As an ASIC CAD/EDA Flow/Methodology Developer, you will be part of the Engineering Department supporting the design and development... 
    CAD
    Weekly pay
    Temporary work
    Flexible hours

    ManpowerGroup Global, Inc.

    San Jose, CA
    5 days ago
  • ManpowerGroup Global, Inc. is seeking an experienced ASIC CAD/EDA Flow/Methodology Developer to enhance design methodologies in the semiconductor industry. Candidates should have 8+ years in analog/mixed-signal layout design and experience with FinFET technologies. In this... 
    CAD

    ManpowerGroup Global, Inc.

    San Jose, CA
    5 days ago
  • $183.8k - $263.6k

     ...solutions by designing, developing and testing some of the most complex ASICs being developed in the industry...  ...and drive end-to-end DFT flow architecture. Build...  ...maintain scalable DFT CAD infrastructure from RTL...  ...~ Prior experience with EDA DFT toolchain like Synopsys... 
    CAD
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    4 days ago
  • $210.6k - $305.1k

     ...solutions by designing, developing and testing some of the most complex ASICs being developed in the industry...  ...entire Implementation flow and post silicon...  ...Experience with ATPG and EDA tools like TestMax, Tetramax...  ...functional verification DFT CAD development - Test... 
    CAD
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    3 days ago
  • $168k - $264.5k

     ...in Santa Clara is seeking a VLSI CAD Engineer to join our custom RAM design team. You will develop foundational tools that directly...  ...at least 5+ years in CAD flow development, strong programming...  ...and Python, and expertise with EDA tools. We offer a competitive salary... 
    CAD

    NVIDIA Corporation

    Santa Clara, CA
    5 days ago
  • $184k - $287.5k

     ...production semiconductor design-flow infrastructure: a control-plane...  ..., generated collateral, EDA tool execution, distributed jobs...  ...and inconsistent design state Develop job-control and observability capabilities...  ...Partner with design and CAD users to debug failures across... 
    CAD

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    What you’ll be doing: Develop CAD software for high performance chip design and verification related...  ...on project execution support Co-develop EDA tools with our vendors to best suit...  ...3+ years of EDA tool development in the ASIC design/verification field Hands on experience... 
    CAD

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  • $110k - $145k

    Work closely with design teams and CAD/EDA stakeholders to identify workflow bottlenecks across...  ...into production CAD and verification flows. Responsibilities Identify and...  ...reports, violations, coverage, failures) Develop ML models, heuristics, and analytics to improve... 
    CAD

    OMNIVISION

    Santa Clara, CA
    5 days ago
  • $88.8k - $187.74k

     ...experienced professional in Santa Clara to work on Mixed Signal-ASIC CAD and EDA methodologies. You will collaborate with teams to improve...  ...years in mixed-signal layout design with strong knowledge of CAD flows and methodologies. The role offers a base salary range of $88... 
    CAD

    Capgemini

    Santa Clara, CA
    5 days ago
  •  ...development organization as an ASIC Implementation Engineer...  ...entire Implementation flow and post silicon...  ...experience with ATPG and EDA tools like TestMax, Tetramax...  ...design experience - developing custom DFT logic & IP integration...  ...verification DFT CAD development - Test... 
    CAD
    Work experience placement

    Cisco

    San Jose, CA
    3 days ago
  •  ...ROLE AMD is looking for an ASIC Design STA engineer to...  ...of SDC expertise, EDA tool proficiency, and TCL...  ...checks. Collaborate with CAD on the development of pre...  ...both flat/hierarchical flows. Experience with analyzing...  ...etc. Prior experience developing complex TCL scripts in Synopsys... 
    CAD

    Advanced Micro Devices

    San Jose, CA
    1 day ago
  •  ...Design team to design and develop cutting‑edge IPs for...  ...embedded products. As a Senior ASIC Design Engineer, you...  ...throughout the design flow. Cross‑Functional Collaboration...  ..., physical design, CAD, and post‑silicon teams...  ...design tools and modern EDA technologies.... 
    CAD

    Advanced Micro Devices

    San Jose, CA
    5 days ago
  • $127.4k - $184.4k

     ...ML/AI Timing and Power Flow Expert with deep expertise...  ...and optimize advanced ASIC/FPGA implementation flows...  ...design, physical design, CAD, library, and...  ...efficiency. Key Responsibilities Develop, enhance, and maintain robust...  ...methods applied to EDA, timing/power analysis,... 
    CAD
    Local area
    Shift work

    191 Altera Corporation

    San Jose, CA
    5 days ago
  • $168k - $264.5k

     ...with a legacy of innovation. Join our CAD team and play a pivotal role in developing and supporting tools integral to...  ...highly automated and customizable flows using software engineering with modular...  ...with Verilog, VLSI, and ASIC development principles, including logic... 
    CAD
    Work experience placement

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $88.8k - $187.74k

     ...Considering In this role, you will help shape and evolve Mixed Signal-ASIC CAD and EDA methodologies used to deliver complex designs on advanced...  ...layout, and physical implementation teams to improve tools, flows, and signoff practices that directly impact silicon quality,... 
    CAD
    Local area

    Capgemini

    Santa Clara, CA
    5 days ago
  • $88.8k - $187.74k

    Mixed Signal-ASIC CAD Methodology Developer Choosing Capgemini means choosing a company where you will be...  ...and evolve Mixed Signal-ASIC CAD and EDA methodologies used to deliver complex...  ...implementation teams to improve tools, flows, and signoff practices that directly impact... 
    CAD
    Full time
    Local area

    Capgemini

    San Jose, CA
    4 days ago
  • $168k - $264.5k

     ...combining of the best of external EDA with highly optimized, internal EDA tools. Our team develops these tools by fusing advances...  ...this is broader than a typical CAD or EDA role. Instead, we as a team...  ...in EDA software and/or VLSI flows, with significant work in logic... 
    CAD
    Work experience placement

    NVIDIA

    Santa Clara, CA
    1 day ago
  •  ...customer requirements, and AI-driven design flows. What You'll Be Doing Lead...  ...semiconductor companies, hyperscalers, or large CAD organizations to identify high-value...  ...engineering, R&D, or design roles within EDA or semiconductor design ~ Deep hands-on... 
    CAD

    Synopsys

    Sunnyvale, CA
    1 day ago
  •  ...The ideal candidate holds a BS or MS in Electrical Engineering or related fields with at least 4 years of experience. Proficiency in EDA tools is required, along with strong interpersonal and debugging skills. NVIDIA offers equity and benefits for this position. #J-188... 

    NVIDIA

    Santa Clara, CA
    5 days ago
  • $152k - $241.5k

     ...engineer who may not have prior chip-design or CAD-flow experience, but has strong fundamentals...  ...~4+ years building automation, developer infrastructure, workflow platforms, distributed...  ...: Exposure to semiconductor design or EDA workflows, especially RTL, synthesis, place... 
    CAD

    NVIDIA

    Santa Clara, CA
    3 days ago
  •  ...full-time Electronic Design Automation (EDA) CAD Engineer in San Jose, California. The role...  ...with a multi-functional team focusing on developing radiation-hardened memory technology. Responsibilities include designing CAD flows, automating design tasks, and providing tool... 
    CAD
    Full time

    Western Digital

    San Jose, CA
    4 days ago
  •  ...on technical support of Siemens EDA's leading-edge Calibre products...  ...applications/solutions. Develop and deliver software demonstrations...  ...or Custom Layout and or related CAD skills Preferred Experience...  ...Rule Checking) type verification flows Preferred Experience with IC... 
    CAD
    Work at office

    Siemens

    Santa Clara, CA
    4 days ago
  • NVIDIA is seeking elite ASIC Infrastructure engineers to deliver the tooling and environment...  ...extensibility of the GPU front‑end build flow. Keep the GPU Continuous Integration...  .... Forecast HW Design compute resource and EDA needs, with reporting up to the CFO’s office... 
    Work experience placement
    Work at office
    Worldwide

    NVIDIA Corporation

    Santa Clara, CA
    5 days ago
  • Title - Lead ASIC DFT Engineer Location: San Jose, CA. Visa: USC/GC...  ...for complex silicon issues. Develop and validate DFT constraints, including...  ..., PERL, or Python to improve flow efficiency and debug...  ...Synopsys, Cadence, and Siemens/Mentor EDA tools. Proven experience in... 

    Accord Technologies Inc

    San Jose, CA
    1 day ago
  •  ...combining the best of external EDA with highly optimized, internal EDA tools. Our team develops these tools by fusing advances in...  ...own the next generation RTL2GDS flow for advanced nodes (3nm and below...  ...design, power, signoff, and CAD/methodology teams as a key technical... 
    CAD

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior ASIC Design Engineer for our Memory Controller team! What...  ...and timing analysis using groundbreaking CAD tools and the latest process technologies....  ...Experience with various stages of the ASIC design flow, including functional and formal... 
    CAD

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  • $153k - $250k

     ...Analog & Mixed‑Signal / 3DIC Design Flow Engineer to lead development of...  ...collaborating with third‑party EDA tool vendors, analog/digital/3...  ...enablement. Responsibilities Develop AMS/3DIC design flows...  ...‑solving skills for design and CAD issues. Effective collaboration... 
    CAD
    Local area
    Worldwide

    TSMC

    San Jose, CA
    3 days ago
  • $168k - $264.5k

     ...the cutting edge of process technology, EDA tools, and PD flows through collaboration with RTL,...  ...physical design at scale. Responsibilities Developing innovative physical design methodologies...  ...product lines Use AI/ML approaches to CAD to improve design performance and... 
    CAD

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  •  ...technical interface for customers, reviewing 2D drawings and 3D CAD models to identify potential manufacturing issues and optimization...  ...engineering and procurement teams. Facilitate smooth information flow and problem resolution between the customer and internal... 
    CAD
    Remote work

    Foxconn

    Campbell, CA
    4 days ago
  • $153k - $250k

     ...IVR / 3DIC Design Flow Engineer We are seeking a highly skilled...  ...electronic design automation (EDA) tool vendors, analog/digital/3...  ...enablement. Responsibilities Develop AMS/3DIC design flows...  ...-solving skills for design and CAD issues. ~ Effective collaboration... 
    CAD
    Local area
    Worldwide

    TSMC

    San Jose, CA
    19 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC CAD/EDA Flow Developer. Be the first to apply!