ASIC DFT CAD Technical Leader
$183.8k - $263.6kCisco Systems
The application window is expected to close on: 07/24/2026
Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received .
Who We Are:
The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world.
Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's revolutionary solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.
Key Responsibilities:
Own and drive end-to-end DFT flow architecture.
Build and maintain scalable DFT CAD infrastructure from RTL DFT insertion, ATPG, simulation, reporting.
Develop robust regression frameworks (LSF/cluster-based) with job orchestration, monitoring, logging, and failure recovery.
Lead AI-driven automation initiatives for log analysis, failure triage, regression optimization, and intelligent debug.
Collaborate with RTL, Physical Design, and Validation teams to ensure seamless DFT integration and signoff.
Define and track key metrics (coverage, pattern count, runtime, regression health) and build dashboards for visibility.
Standardize flows, improve reusability, and enforce best practices across projects.
Evaluate and integrate new tools, methodologies, and AI technologies into existing flows.
Mentor and guide engineers, driving technical excellence and innovation within the team.
Minimum Qualifications:
8+ years of experience in DFT, CAD, or test automation for semiconductor designs.
Prior experience with EDA DFT toolchain like Synopsys TestMAX, Synopsys VCS, Siemen's Tessent and similar,
Experience in Tcl, Python, Perl, and shell scripting.
Experience building automated flows and regression systems in compute farm environments (LSF/ or similar)
Prior experience with SoC integration and cross-functional workflows.
Experience applying AI/ML techniques to EDA workflows (log analysis, anomaly detection, predictive insights).
Preferred Qualifications:
Familiarity with data analytics tools (Python/pandas, dashboards, visualization tools).
Experience with large-scale regression systems and distributed job management.
Exposure to ATE/tester formats (e.g., STIL) and silicon bring-up/debug.
Why Cisco?
At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.
Message to applicants applying to work in the U.S. and/or Canada:
The starting salary range posted for this position is $183,800.00 to $263,600.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.
U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.
U.S. employees are eligible for paid time away as described below, subject to Cisco's policies:
10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours ofunused sick timecarried forwardfrom one calendar yearto the next
Additional paid time away may be requested to deal with critical or emergency issues for family members
Optional 10 paid days per full calendar year to volunteer
For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco's policies.
Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:
.75% of incentive target for each 1% of revenue attainment up to 50% of quota;
1.5% of incentive target for each 1% of attainment between 50% and 75%;
1% of incentive target for each 1% of attainment between 75% and 100%; and
Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.
For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.
The applicable full salary ranges for this position, by specific state, are listed below:
New York City Metro Area:
$183,800.00 - $303,100.00Non-Metro New York state & Washington state:
$163,600.00 - $269,800.00* For quota-based sales roles on Cisco's sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.
** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.
$210.6k - $305.1k
...testing some of the most complex ASICs being developed in the... ...organization as an ASIC Implementation Technical Lead in San Jose, with a... ...understand chip architecture and drive DFT requirements early in the... ...verification DFT CAD development - Test Architecture...CADFull timeTemporary workLocal areaFlexible hours$210.6k - $305.1k
...You will be part of the Silicon One development organization as an ASIC implementation engineer in San Jose, CA. As a member of this team... ...chips. Your Impact: You will be the lead to drive the DFT/DFx and quality process through the early product life cycle: the...SuggestedFull timeTemporary workLocal areaFlexible hours- ...Silicon One development organization as an ASIC Implementation Engineer in San Jose, CA... ...to understand chip architecture and drive DFT requirements early in the design cycle. As... ...familiarity with functional verification DFT CAD development - Test Architecture,...CADWork experience placement
$210.6k - $305.1k
...by designing, developing, and testing some of the most advanced ASICs in the industry. Your Impact Fullchip Floorplan by understanding... ...or transformative enhancements. Work closely with RTL, DFT, implementation, EDA vendors, and tool/flow teams to enable best-...SuggestedFull timeTemporary workLocal areaWorldwideFlexible hours$220k - $250k
...Tech Lead to drive micro-architecture, RTL development, and technical execution for complex ASIC/SoC programs. This role combines deep hands-on design... ...Collaborate closely with: Physical Design (PD) STA / Timing / DFT teams Ensure high RTL quality via: Low-power (UPF)...Suggested$120k - $243k
...Senior Asic Program Manager This role has been designed as 'Hybrid' with an expectation... ...at the center of one of the most technically complex programs in the company. As a... ...disciplines: RTL, DV, physical design, DFT, CAD, test, packaging, product engineering, systems...CADWork experience placementWork at officeRelocation2 days per week$183.8k - $263.6k
...differently, experiment more, and work quickly. Join us to power the future of the digital world. Your Impact Participate in the ASIC design verification for Cisco high-end switching products. Lead, architect, develop, and maintain block, cluster, and top-level...Full timeTemporary workLocal areaFlexible hours$181.1k - $318.4k
...Apple products! Description As a Cellular ASIC Design Engineer, you'll develop and... ...teams on timing closure, collaborating with CAD teams, IP teams and Design Technology teams... ...from PDK to VLSI design production- Drive DFT (Design for Test) methodology improvements...CADRelocation- We are seeking a highly skilled CAD Engineer specializing in Design-for-Test (DFT) to collaborate with global, multi-functional teams and EDA vendors. The ideal candidate will design and optimize advanced DFT flows for next-generation complex products, including: Developing...CAD
- Sintegra Inc. is seeking a highly skilled CAD Engineer specializing in Design-for-Test (DFT) in Santa Clara, California. The successful candidate will design and optimize DFT flows for complex products, implementing and optimizing scan insertion flows, performing coverage...CAD
- Experis is seeking an ASIC CAD/EDA Flow/Methodology Developer in San Jose, California. Join their Engineering Department to support design and development teams while working on cutting-edge technology. Qualifications include 8+ years of experience in analog/mixed-signal...CAD
$100k
...seeking an experienced professional to support and build CAD infrastructure for ASIC development. The ideal candidate will have over 10 years of... ...tools, developing automation pipelines, and troubleshooting technical issues. The firm offers a competitive compensation package...CAD$88.8k - $187.74k
Capgemini is seeking an ASIC CAD/EDA Flow/Methodology Developer in San Francisco to innovate on complex design methodologies. The role requires over 8 years of experience in analog layout design with strong knowledge in ASIC/SOC flows and signoff methodologies. You will...CAD- ...Job Title: Mechanical Engineering Technical Leader Job Summary: We are seeking an experienced and innovative Mechanical Engineering... ...mechanical assemblies, working collaboratively across hardware, CAD, thermal, manufacturing, and supply chain teams to ensure...CAD
$105.75 per hour
...Job Description: Job Title: Mechanical Engineering Technical Leader Max Hourly Bill Rate: $105.75 Looking for number of Contractors to... ...meets EMI, safety and compliance requirements. • Develop 3D CAD model using Creo or NX • Create detailed drawings by applying...CADHourly payFor contractorsWork at officeRemote work$183.8k - $263.6k
...developing a unified silicon architecture for web scale and service provider networks. Cisco's silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography silicon organization and a large campus (with onsite gym,...Full timeTemporary workLocal areaFlexible hours$116k - $189.75k
What you'll be doing: In this highly technical role, you will work on end-to-end DFT for the most sophisticated chips in the world, from methodology, to deployment... ...to support NVIDIA requirements, and with internal CAD to drive efficiency via automations. Work with NVIDIA...CAD- ...looking for a passionate and experienced DFT/DFx Methodology, Architecture, and RTL Execution... ...design, verification, physical design, CAD, product engineering, and test engineering... ...detail, and the ability to drive complex technical tasks independently. The candidate should...CAD
- ...of SystemVerilog/Verilog (for correlating failures to rtl if needed) Good to have (not critical): * Scan insertion * RTL DFT Verification capability (MBIST, clocking etc..) * DFT DRC (spyglass) Company Description Quest Global delivers world-class end-to...
$100k
...CI/CD/regression pipelines to streamline ASIC tasks, reduce manual effort, and improve... ...years experience building and supporting CAD infrastructure for ASIC development Knowledge... ...implementation Experience leading technical initiatives and key deliverables Experience...CADFull time$192k - $278k
ASIC Design Verification Technical Lead, TPU Google, Sunnyvale, CA, USA In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting‑edge TPU (Tensor Processing Unit) technology that powers Google's most demanding...Full time$183.8k - $263.6k
...track record of building complex and high-performance Silicon ASICs. Our silicon devices drive the world's most complex networks and... ...We are seeking a highly qualified Signal and Power Integrity Technical Lead to help us develop our next generation ASIC packaging and...Full timeTemporary workLocal areaRemote workFlexible hours- ...semiconductor startup in Sunnyvale is seeking an experienced RTL Design Tech Lead to drive micro-architecture and RTL development for complex ASIC/SoC programs. The role requires 10+ years of experience in RTL design and leadership skills, guiding teams from architecture to...
$136k - $218.5k
Senior ASIC Design Engineer page is loaded## Senior ASIC Design Engineerlocations: US, CA, Santa Claratime type: Full timeposted on: Posted... ....* Performing logic and timing verification using advanced CAD tools and semiconductor process technologies.* Participating in the...CADRemote work- ...Senior Technical Lead- TIA Design Full Time Opportunity Ideally on sight in the bay area (open to be flexible for the right candidate... ...design Package-system integration Solid expertise with EDA CAD tools for custom analog layout and 3D EM modeling Team player...CADFull timeFlexible hours
- ...Design Engineer in Santa Clara, CA to research, design, and develop electronic components for semiconductors. The role involves leading ASIC development, making critical design decisions, and applying expertise in electronic design. A Master’s degree in a related field and...
- ...Saratoga, California, is seeking a seasoned professional to define DFT architecture for multi-chip systems. Applicants should have over... ...Engineering, and proficiency in synthesis and simulation CAD tools. Join us to shape AI infrastructure and directly impact next...CAD
- ...Description: Teamcenter Technical Lead Job Description: Skill EIS : Teamcenter Product (PLM) • Specialist in Teamcenter... ...configuring data model with BMIDE • Experience in working on CAD solution integration with Teamcenter • Specialist in Teamcenter...CADWork experience placement
$150k - $180k
...employees Industry: High-Tech / Emerging Infrastructure Department: ASIC AI Why join Upscale AI Upscale AI is building high-performance... ...team is talent-dense and high-performing. We value ownership, technical rigor, and speed, and we offer the opportunity to work on...Full timeImmediate start$88.8k - $187.74k
...your industry and first-hand experience of defining its future.# ASIC CAD/EDA Flow/Methodology DeveloperSan Francisco, Santa... ...collaboration skills, enabling you to work effectively across engineering disciplines and influence technical outcomes. #J-18808-Ljbffr CapgeminiCADFull timeLocal area
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to ASIC DFT CAD Technical Leader. Be the first to apply!



