Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC DFT Technical Lead

$210.6k - $305.1k

Cisco Systems

The application window is expected to close on: 07/03/2026

Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received .

Meet the Team:

You will be part of the Silicon One development organization as an ASIC implementation engineer in San Jose, CA. As a member of this team you will be involved in crafting cutting edge next generation networking chips.

Your Impact:

You will be the lead to drive the DFT/DFx and quality process through the early product life cycle: the architecture definitions, RTL implementation and quality checks. You will also be engaged in relevant development of flow/methodologies, test plans, tape-out sign-off requirements, post silicon validation, production yield & DPPM support.

Key Responsibilities:
  • Responsible for development of the comprehensive Design-for-Test (DFT) & DFx solutions and architectures that support ATE screening, in-system test, debug and diagnostics needs of the design.
  • Lead the RTL implementation from the architecture specifications and required RTL quality checks implementations.
  • Work with the team on Innovative Hardware DFT & test strategy aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug methodologies and standards.
  • Work with the team on DFT challenge identification, cross-functional solution brainstorming and implementation plan development, and lead a team of engineers to deliver expected implementations on schedule.
Minimum Qualifications:
  • Bachelor's or a Master's Degree in Electrical or Computer Engineering required with at least 10+ years of ASIC Hardware Development experience.
  • Prior experience on hardware design specifications and verification plan/matrix, RTL & testbench implementations.
  • Prior experience on Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan.
  • Post-silicon test bring up and debug experience; Ability to analyze and root cause test failures on silicon.
  • Prior experience on RTL QA checks, including lint & CDC
Preferred Qualifications:
  • Scripting skills: Tcl, Python/Perl.
Why Cisco?

At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:
The starting salary range posted for this position is $210,600.00 to $305,100.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco's policies:

  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees

  • 1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco

  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees

  • Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)

  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours ofunused sick timecarried forwardfrom one calendar yearto the next

  • Additional paid time away may be requested to deal with critical or emergency issues for family members

  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco's policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;

  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;

  • 1% of incentive target for each 1% of attainment between 75% and 100%; and

  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$210,600.00 - $350,800.00

Non-Metro New York state & Washington state:

$189,300.00 - $312,200.00

* For quota-based sales roles on Cisco's sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the ASIC DFT Technical Lead in San Jose, CA vacancy
  • $210.6k - $305.1k

     ...developing and testing some of the most complex ASICs being developed in the industry. Your...  ...organization as an ASIC Implementation Technical Lead in San Jose, CA with a primary focus on...  ...understand chip architecture and drive DFT requirements early in the design cycle.... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    1 day ago
  • $183.8k - $263.6k

     ...testing some of the most complex ASICs being developed in the...  ...Own and drive end-to-end DFT flow architecture. Build...  ...logging, and failure recovery. Lead AI-driven automation initiatives...  ...and guide engineers, driving technical excellence and innovation within... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    1 day ago
  • $210.6k - $305.1k

     ...by designing, developing, and testing some of the most advanced ASICs in the industry. Your Impact Fullchip Floorplan by understanding...  ...or transformative enhancements. Work closely with RTL, DFT, implementation, EDA vendors, and tool/flow teams to enable best-... 
    Suggested
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    Cisco

    San Jose, CA
    1 day ago
  • $183.8k - $263.6k

     ...developing a unified silicon architecture for web scale and service provider networks. Cisco's silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography silicon organization and a large campus (with onsite gym,... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    1 day ago
  • $183.8k - $263.6k

     ...track record of building complex and high-performance Silicon ASICs. Our silicon devices drive the world's most complex networks and...  ...We are seeking a highly qualified Signal and Power Integrity Technical Lead to help us develop our next generation ASIC packaging and help... 
    Suggested
    Full time
    Temporary work
    Local area
    Remote work
    Flexible hours

    Cisco

    San Jose, CA
    1 day ago
  • $220k - $250k

     ...'re looking for a seasoned RTL Design Tech Lead to drive micro-architecture, RTL development, and technical execution for complex ASIC/SoC programs. This role combines deep hands...  ...(DV) Physical Design (PD) STA / Timing / DFT teams Ensure high RTL quality via: Lint,... 
    Work from home

    Bolt Graphics

    Sunnyvale, CA
    4 days ago
  • $192k - $278k

    ASIC Design Verification Technical Lead, TPU Google, Sunnyvale, CA, USA In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting‑edge TPU (Tensor Processing Unit) technology that powers Google's most demanding... 
    Full time

    Google Inc.

    Sunnyvale, CA
    4 days ago
  • $182.36k - $273.2k

     ...Marvell is a place to thrive, learn, and lead. Our design team works on state-of-the-...  ...architecture, floor planning, backend, verification, DFT, STA teams, and other cross-functional...  ...in micro-architecture of complex custom/ASIC products, focusing in one or more of the... 
    Permanent employment

    Marvell

    Santa Clara, CA
    1 day ago
  •  ...of SystemVerilog/Verilog (for correlating failures to rtl if needed)   Good to have (not critical):  * Scan insertion * RTL DFT Verification capability (MBIST, clocking etc..) * DFT DRC (spyglass) Company Description Quest Global delivers world-class end-to... 

    Quest Global

    San Jose, CA
    more than 2 months ago
  • $168.8k - $241.2k

     ...world. Your Impact Hardware design technical lead is a key member of the Cisco Purpose...  ...hardware based on Silicon One and/or merchant ASIC. Responsible for system and board...  ...work with multiple groups including ASIC, DFT, Signal Integrity, software, Diagnostics... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    1 day ago
  • A semiconductor startup in Sunnyvale is seeking an experienced RTL Design Tech Lead to drive micro-architecture and RTL development for complex ASIC/SoC programs. The role requires 10+ years of experience in RTL design and leadership skills, guiding teams from architecture... 

    Bolt Graphics, Inc.

    Sunnyvale, CA
    20 hours ago
  • $183.8k - $263.6k

     ...quickly. Join us to power the future of the digital world. Your Impact Participate in the ASIC design verification for Cisco high-end switching products. Lead, architect, develop, and maintain block, cluster, and top-level Design Verification (DV)... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    1 day ago
  •  ...Design Engineer in Santa Clara, CA to research, design, and develop electronic components for semiconductors. The role involves leading ASIC development, making critical design decisions, and applying expertise in electronic design. A Master’s degree in a related field... 

    AMD

    Santa Clara, CA
    2 days ago
  • $150k - $180k

     ...employees Industry: High-Tech / Emerging Infrastructure Department: ASIC AI Why join Upscale AI Upscale AI is building high-performance...  ...team is talent-dense and high-performing. We value ownership, technical rigor, and speed, and we offer the opportunity to work on... 
    Full time
    Immediate start

    Upscaleai

    Santa Clara, CA
    4 days ago
  • A cutting-edge technology company in San Jose is looking for a software engineer to lead infrastructure tooling for next-generation ASICs. The role involves architecting hybrid high-performance compute clusters and developing an observability stack with LLM integration.... 

    Etched

    San Jose, CA
    8 hours ago
  •  ...Technical Lead (TL) - Platform Development Location: San Jose, CA (Onsite) Experience: 8-12 Years Technical...  ...Extensive experience with the Broadcom SDK to configure ASIC registers and manage lookup tables. Expertise in Linux networking... 

    BayOne Solutions

    San Jose, CA
    1 day ago
  • $170k - $195k

     ...Overview: We are seeking a highly skilled and experienced Technical Lead Power Engineer to join our team. In this role, you will be...  ...responsible for designing and optimizing power delivery systems for our ASIC products, ensuring robust power integrity, and developing... 
    Flexible hours

    Astera Labs

    San Jose, CA
    2 days ago
  • A leading semiconductor company based in California seeks a motivated Lead Test Development Engineer to implement innovative manufacturing...  ...least 10 years of relevant experience and strong proficiency in DFT architecture and silicon validation. This position offers... 

    Achronix Semiconductor Corporation

    Santa Clara, CA
    3 days ago
  •  ...Engineer Opportunity Advantest America, a leading Semiconductor Test and Measurement...  ...design projects, allowing for innovation and technical leadership. You will be involved in...  ...as part of a multi-disciplinary team (HW, ASIC, SW and Mechanical design engineers) Strong... 
    For contractors

    Advantest

    San Jose, CA
    20 hours ago
  • $181.1k - $318.4k

    Software Engineer - Systems (DFT Initiative) Cupertino, California, United States Hardware Are you interested in working on tools and software that directly enable hardware validation? Our Hardware Test Engineering team is evolving our Design for Test (DFT) methodology... 
    Relocation

    Apple Inc.

    Cupertino, CA
    20 hours ago
  • $163k - $237k

     ..., or equivalent practical experience. 5 years of experience in DFT architecture, implementation, and verification for SoCs. Experience...  ...synthesis and verification flows. Experience with industry-leading EDA tools for DFT, such as Synopsys (e.g., Design Compiler, DFT... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    2 days ago
  • $239.2k

     ...McCarthy Blvd., Suite 200, Milpitas, CA 95035, is seeking to hire a Technical Lead Manager in SSD Firmware. Job Duties Lead SSD Firmware and...  ...cross‑functional architecture reviews and collaborate with ASIC and software teams to define and deliver integrated firmware/hardware... 

    Silicon Motion

    Milpitas, CA
    20 hours ago
  • $175k - $275k

     ...approach allows Cerebras to deliver industry-leading training and inference speeds and empowers...  ...collaboration and management of external ASIC vendor. You will collaborate closely with...  ...Work closely with Design verification and DFT teams for achieving the best functional... 

    Cerebras

    Sunnyvale, CA
    4 days ago
  • $100k

     ...the role: As a member of the ASIC Front End team, you will work...  ...with the design, backend and DFT teams on methodology and flow...  ...Flows/Methodologies engineer Lead the development and deployment...  ...The national pay range for our technical roles is $100,000-$500,000. The... 
    Full time

    Upscaleai

    Santa Clara, CA
    1 day ago
  •  ...Description Job Description Network Platform Software Development- Technical Lead San Jose, CA/US Remote About Arrcus Arrcus was...  ..., policing, shaping, ACL, ECN, and WRED. • Work with ASIC families (e.g., BCM XGS, BF Tofino) and develop software using... 
    Work experience placement
    Work at office
    Remote work
    Flexible hours

    Arrcus Inc

    San Jose, CA
    19 days ago
  • Google is seeking an ASIC Design Engineer in Sunnyvale, CA. In this role, you will drive the development of cutting-edge TPU technology for AI/ML applications. You will need a PhD in Electrical Engineering or a related field, along with experience in digital design and... 

    Google

    Sunnyvale, CA
    4 days ago
  •  ...The SOC RTG team develops leading edge discrete graphics SOCs. The...  ...skills, demonstrated through technical publications, presentations, trainings...  ...design team for large scale ASIC chip physical implementation...  .... CDC, PTPX, STA, LINT & DFT, IP, Physical design flow & scripting... 

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    8 days ago
  • $177.9k - $284.7k

     ...engineering teams are characterized by deep technical skills working with both software and...  ...software delivery. Experience as a Tech Lead Mastery implementing software that directly interacts with hardware (FPGAs and ASICs) Knowledge of Windows and experience... 
    For contractors
    Work at office
    Flexible hours

    Teradyne

    San Jose, CA
    2 days ago
  • Persimmons is seeking a Senior ASIC Design Verification Engineer in San Jose, California. This role involves verifying critical blocks for AI models, leading verification planning, and collaborating with multiple teams. Candidates must have 7-10 years of verification experience... 
    Flexible hours

    Persimmons

    San Jose, CA
    8 hours ago
  •  ...Senior Technical Lead- TIA Design Full Time Opportunity Ideally on sight in the bay area (open to be flexible for the right candidate) 450K+ first year total compensation package (higher compensation packages depend on skillset/experience, open to be flexible for... 
    Full time
    Flexible hours

    Fidelis Companies

    Sunnyvale, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC DFT Technical Lead. Be the first to apply!