Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Lead RTL Design Engineer

$175k - $275k

Cerebras

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. Our novel wafer-scale architecture provides the AI compute power of dozens of GPUs on a single chip, with the programming simplicity of a single device. This approach allows Cerebras to deliver industry-leading training and inference speeds and empowers machine learning users to effortlessly run large-scale ML applications, without the hassle of managing hundreds of GPUs or TPUs.  

Cerebras' current customers include top model labs, global enterprises, and cutting-edge AI-native startups.  OpenAI recently announced a multi-year partnership with Cerebras , to deploy 750 megawatts of scale, transforming key workloads with ultra high-speed inference. 

Thanks to the groundbreaking wafer-scale architecture, Cerebras Inference offers the fastest Generative AI inference solution in the world, over 10 times faster than GPU-based hyperscale cloud inference services. This order of magnitude increase in speed is transforming the user experience of AI applications, unlocking real-time iteration and increasing intelligence via additional agentic computation.

About The RoleAs a lead front-end design engineer, you will be a key part of the world-class team designing and developing the next generations of the Cerebras Wafer Scale Engine (WSE). This role requires deep expertise in RTL design and integration, with a strong focus on delivering high-performance, power-efficient, and scalable solutions.   The role also requires close collaboration and management of external ASIC vendor. You will collaborate closely with the design verification, physical design, software and system teams to bring innovative semiconductor architectures from concept to production, addressing the unique challenges of building WSE systems.  Responsibilities
  • Drive all aspects of chip design, including Functional Specification, Micro-architecture, RTL development, Synthesis.
  • Managing external ASIC vendor through product development cycle.
  • Work closely with PD team members for design closure to meet PPA goals.
  • Work closely with Design verification and DFT teams for achieving the best functional and test coverage.
  • Work with software and system teams to understand opportunities to deliver optimal performance and feature set for the product.
  • Debug silicon-level functional, timing, and power issues during bring up.
Requirements
  • Master’s degree in Computer Science, Electrical Engineering, or equivalent.
  • Can work in a hybrid work environment. 
  • 8-15 years of experience in delivering complex, high performance high quality RTL designs.
  • Experience with Front End Chip integration and third-party IP integration.
  • Demonstrated experience in networking, high-performance computing, machine learning or related fields.
  • Proven track record of multiple silicon success.
  • Experience collaborating and managing external vendors.
  • Experience with designing/integrating high speed IO.
  • Networking stack experience including TCP/IP, RDMA and Ethernet.
  • Knowledge of PCIe, CPU interfaces and Serdes technology.
  • Working knowledge of scripting tools : Python, TCL.
Assets
  • Experience with FPGA development toolchain, including Place and Route, Floor planning and Timing Analysis is a plus.

The base salary range for this position is $175,000 to $275,000 annually. Actual compensation may include bonus and equity, and will be determined based on factors such as experience, skills, and qualifications.

Why Join Cerebras

People who are serious about software make their own hardware. At Cerebras we have built a breakthrough architecture that is unlocking new opportunities for the AI industry. With dozens of model releases and rapid growth, we’ve reached an inflection point in our business. Members of our team tell us there are five main reasons they joined Cerebras:

  1. Build a breakthrough AI platform beyond the constraints of the GPU.
  2. Publish and open source their cutting-edge AI research.
  3. Work on one of the fastest AI supercomputers in the world.
  4. Enjoy job stability with startup vitality.
  5. Our simple, non-corporate work culture that respects individual beliefs.

Read our blog:  Five Reasons to Join Cerebras in 2026.

Apply today and become part of the forefront of groundbreaking advancements in AI!

Cerebras Systems is committed to creating an equal and diverse environment and is proud to be an equal opportunity employer.  We celebrate different backgrounds, perspectives, and skills. We believe inclusive teams build better products and companies. We try every day to build a work environment that empowers people to do their best work through continuous learning, growth and support of those around them.

This website or its third-party tools process personal data. For more details, click here to review our CCPA disclosure notice.

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Lead RTL Design Engineer in Sunnyvale, CA vacancy
  •  ...Job Description Job Description RTL Design Engineer Building AI chips that are hard-coded for individual model architectures. RTL Design Engineer As an RTL Engineer, you will be critical in ensuring that our AI chips operate correctly and efficiently.... 
    Suggested
    Work experience placement

    Ethan Alexander Group

    Cupertino, CA
    25 days ago
  •  ...intelligent symphony of technology and humans designing meaningful and sustainable experiences....  ...guiding principle. Job Title FPGA RTL design and Board validation Location:...  ...a highly skilled Senior FPGA Design Engineer with 7 to 15 years of experience in RTL design... 
    Suggested
    Work experience placement

    Yantran LLC

    Santa Clara, CA
    3 days ago
  • SiFive, Inc. in Santa Clara is seeking an experienced engineer to architect and implement features in RISC-V CPU core generators. This role demands proficiency in CPU RTL design and solid software engineering skills. A comprehensive benefits package is included, reflecting... 
    Suggested

    SiFive, Inc.

    Santa Clara, CA
    4 days ago
  • $187k - $311.4k

    Qualcomm is seeking a Wireless Design Engineer in Santa Clara, CA. You will define specifications, develop RTL, and collaborate with hardware, RF, and firmware teams. Ideal candidates have extensive experience in software/hardware engineering and solid expertise in RTL... 
    Suggested

    Qualcomm

    Santa Clara, CA
    4 days ago
  • $163k - $237k

     ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...5 years of experience in ASIC design, including one project focused...  ...logic. Experience debugging RTL using Verdi/VCS and automating...  ...environment. Responsibilities Lead the PCIe microarchitecture and... 
    Suggested
    Full time
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $136k - $218.5k

    NVIDIA Gruppe in Santa Clara is looking for a talented engineer to join their Clocks team. This role involves architecting clock domains...  ...Engineering or equivalent, 3+ years of experience in RTL design, strong skills in Python, and excellent interpersonal abilities... 

    NVIDIA Gruppe

    Santa Clara, CA
    14 hours ago
  • $100k

     ...role: As a member of the ASIC Design team, you will work closely with...  ...for the logic design/RTL entry that meets the power, performance...  ...2+ years of related technical engineering experience. 2+ years of...  ...inclusive teams. Able to thrive or lead in a fast-paced startup... 
    Full time

    Upscaleai

    Santa Clara, CA
    4 days ago
  •  ...power static checkers, linting) Experience with high speed PCIe designs and protocols. Experience with Industry standard interface...  ...off fundamentals. What we are looking for Good in understanding RTL Design and Digital concepts Strong experience with EDA tools: Fusion... 
    Work at office
    Remote work

    eInfochips (An Arrow Company)

    Mountain View, CA
    14 hours ago
  • $138k - $198k

    Google, Sunnyvale, CA, USA Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. 2 years of experience in ASIC RTL design, with a focus on clocking, reset, or timing‑critical RTL development... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    14 hours ago
  • $167.1k - $250.7k

    A leading semiconductor company is looking for a CPU Micro-architecture and RTL Design Engineer in Santa Clara, California. This role involves the development of CPU RTL designs suitable for high-performance, low-power devices. The successful candidate should have a strong... 

    Qualcomm

    Santa Clara, CA
    2 days ago
  • NVIDIA Gruppe in Santa Clara is hiring an ASIC Design Engineer to develop cutting-edge SoC and GPU products. You will work with a talented engineering...  ...microarchitecture documents, implementing high-performance RTL, and collaborating with various teams. Ideal candidates hold a... 

    NVIDIA Gruppe

    Santa Clara, CA
    14 hours ago
  •  ...looking for an adaptive, self-motivative design verification engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's...  ...to other teams PREFERRED EXPERIENCE: RTL spyglass/lint RTL power design/optimization... 

    Advanced Micro Devices

    Santa Clara, CA
    4 days ago
  • $138k - $198k

    Google Inc. in Sunnyvale, CA, is seeking a Soc Design Engineer to drive innovation in TPU technology for AI applications. In this role, you...  ...field, along with relevant experience in digital logic design and RTL coding. This full-time position offers a salary range of $138,... 
    Full time

    Google Inc.

    Sunnyvale, CA
    3 days ago
  •  ...SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. RTL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the... 
    Worldwide

    SpaceX

    Sunnyvale, CA
    14 hours ago
  • $160k - $220k

     ..., concede and move on. Educate Your Ego: Selflessly collaborate towards our shared purpose. About the role As an RTL Design / Microarchitecture Engineer, you will define and implement key microarchitectural components of our SoC/IP. You will work closely with architecture... 

    Bolt Graphics

    Sunnyvale, CA
    2 days ago
  • A leading tech company based in Sunnyvale, CA is seeking a PCIe Design Engineer to lead the design of high-performance ASICs for AI/ML hardware acceleration. The role involves RTL development, managing comprehensive documentation, and integrating subsystem functionality... 

    Google Inc.

    Sunnyvale, CA
    2 days ago
  • $138k - $198k

    RTL Design Engineer, Machine Learning Accelerators corporate_fare Google place Sunnyvale, CA, USA Apply Bachelor's degree in electrical engineering...  ...to hardware our teams are shaping the future of world‑leading hyperscale computing, with key teams working on the... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    14 hours ago
  • $158.76k - $194.04k

    Responsibilities Architect, design, and implement new features, performance improvements,...  .../MS degree in computer science, computer engineering, electrical engineering or related field,...  ...Academic or professional experience with CPU RTL design in one or more of the following... 

    SiFive, Inc.

    Santa Clara, CA
    14 hours ago
  • $138k - $198k

     ...qualifications PhD in Electrical Engineering, Computer Engineering,...  ...publications (e.g., digital design basics, including synchronous...  ...shaping the future of world‑leading hyperscale computing, with key...  ...Responsibilities Develop SystemVerilog RTL to implement logic for ASIC... 
    Full time
    Internship
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $167.1k - $250.7k

     ...: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > CPU Engineering...  ...We are hiring talented engineers for CPU RTL development targeted for high performance...  .... As a CPU Micro-architecture and RTL Design Engineer, you will work with chip architects... 
    Work experience placement
    Work from home

    Nutanix

    Santa Clara, CA
    1 day ago
  • $193.5k - $236.5k

     ...Description SiFive is seeking a hardware design technical lead who is passionate about designing...  ...exploration and specification. Implement RTL generators so elements self‑configure...  ...work well with others and a belief that engineering is a team sport. Knowledge of at least... 

    SiFive, Inc.

    Santa Clara, CA
    14 hours ago
  • $158.76k - $194.04k

    SiFive, Inc. seeks a Power‑Management/Reset/Clock Micro‑Architect and RTL Design Engineer in Santa Clara to design leading CPU and interconnect IP. You will collaborate with various teams to define specifications and optimize power-management features, ensuring high-quality... 

    SiFive, Inc.

    Santa Clara, CA
    4 days ago
  • A leading technology firm in Santa Clara is seeking a Design Verification Engineer to enhance their capabilities in delivering cutting-edge technologies. The role involves developing...  ...and have skills in C/C++, SystemVerilog, and RTL design. This position promotes continuous... 
    Visa sponsorship

    AMD

    Santa Clara, CA
    3 days ago
  • Google Inc. is seeking an ASIC Design Engineer in Sunnyvale, CA, to work on cutting-edge Tensor Processing Unit (TPU) technology that powers...  ...degree in relevant fields and substantial experience in ASIC RTL design. Responsibilities include creating design specifications... 

    Google Inc.

    Sunnyvale, CA
    14 hours ago
  • $138k - $198k

    RTL Design and Integration Engineer, TPU and ML corporate_fare Google place Sunnyvale, CA, USA Apply Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. 4 years of experience... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    14 hours ago
  • $138k - $198k

    Google Inc. is seeking an RTL Design and Integration Engineer for its TPU team in Sunnyvale, CA. In this role, you will drive cutting-edge TPU technology, focusing on developing and integrating AI/ML hardware accelerators. The ideal candidate has a Bachelor's in Electrical... 

    Google Inc.

    Sunnyvale, CA
    14 hours ago
  • $175k - $275k

     ...cutting-edge technology company in California is seeking a Lead Front-End Design Engineer to drive chip design and manage external ASIC vendors. The...  ...will have over 10 years of experience in high-performance RTL design, with a Master's degree in Computer Science or... 

    Cerebras

    Sunnyvale, CA
    2 days ago
  •  ...you will advance semiconductor innovation by providing expert RTL design support and debug solutions that enable breakthrough chip developments...  ...through collaborative innovation.  The RTL Front End Design Engineer role offers an exciting opportunity to shape semiconductor... 
    Full time

    Natcast

    Sunnyvale, CA
    14 hours ago
  • $120k - $225k

     ...Job Description Job Description We’re hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.   About Us: Mythic is building the future of AI computing... 
    Night shift

    Mythic

    Palo Alto, CA
    22 days ago
  •  ...Job Description Job Description Digital Design Engineer focusing on high-performance analog-to-digital and digital-to-analog converters. Job responsibilities include RTL design, verification, behavioral modelling, support and assist with synthesis, timing closure and... 

    Omni Design Technologies

    Milpitas, CA
    22 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Lead RTL Design Engineer. Be the first to apply!