DFT Lead for Multi-Chip SOC (7nm+)
Eridu
Eridu, a Silicon Valley-based hardware startup located in Saratoga, California, is seeking a seasoned professional to define DFT architecture for multi-chip systems. Applicants should have over 15 years of experience, a master’s or bachelor’s degree in Electrical Engineering, and proficiency in synthesis and simulation CAD tools. Join us to shape AI infrastructure and directly impact next gen AI solutions while working with a talented team. Competitive salary based on experience and market trends will be offered. #J-18808-Ljbffr Eridu
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the DFT Lead for Multi-Chip SOC (7nm+) in Saratoga, CA vacancy
$210k - $275k
...proposition have been widely validated by leading hyperscalers. Eridu has raised... ...Define the DFT architecture of a multi-chip system SOC. involving all aspects of test design... ...experience in deep sub-micron technologies 7nm or below. Prior Exposure to EMIB...SuggestedEridu AI
Saratoga, CA5 days ago- ...proposition have been widely validated by leading hyperscalers. Responsibilities Define the DFT architecture of a multi-chip system SOC, involving all aspects of test design functions... ...in deep sub‑micron technologies (7nm or below). Prior exposure to EMIB architectures...Suggested
- ...DFT Lead Full Time Opportunity in Saratoga, CA Responsibilities Define the DFT architecture of a multi-chip system SOC. involving all aspects of test design functions such as Scan, BIST, Memory Repair, BSD ( ACJTAG/DCJTAG). Proficiency in Synthesis design constraints....SuggestedFull time
VortexLink
Saratoga, CA8 hours ago $183k - $271k
A leading technology company in California seeks a Static Timing Analysis Manager to lead a team delivering System-on-Chip (SoC) Static Timing Analysis. You will manage functional teams, execute full-chip timing signoff, and collaborate with various engineering teams to...SuggestedFull time- ...Physical Design Architects and Chip Leads to join our Cadence... ...teams, driving complex customer SoC projects from RTL or Netlist to... ...Experience with advanced nodes at 7nm and below. Proficiency in scripting... ...stakeholders, including RTL, DFT, CAD, and Library teams....Suggested
Cadence Design Systems
San Jose, CA1 day ago $100k
Neura Market is seeking a SoC Physical Design Verification Engineer to ensure manufacturable silicon across advanced technology nodes. This hybrid role involves driving full-chip signoff, leading physical verification closure, and collaborating with teams across RTL, PD...- ...for a passionate and experienced DFT/DFx Methodology, Architecture, and RTL Execution Lead to support high-speed SerDes... ...industry-leading IP used across AMD SoCs. THE PERSON: The ideal... ...design concepts such as power gating, multi-voltage domains, multi-Vt usage,...
Advanced Micro Devices , Inc.
Santa Clara, CA4 days ago - A leading technology company in Cupertino, California is seeking an experienced Cellular Analog/Mixed Signal IP Engineering Program... ...development of high-speed Analog and Mixed-signal IPs for System-on-Chips (SoCs), working closely with cross-functional teams. The ideal...
$196k - $310.5k
...closely across functions to deliver chips that change what is possible.... ...-Design Group is hiring a Chip Lead to serve as the technical lead... ..., help resolve the toughest multi-functional bugs, and serve as the... ...end-to-end understanding of SoC and ASIC architecture, with recognized...Flexible hours- NVIDIA is seeking a Chip Lead in Santa Clara, CA to serve as the technical lead for silicon programs, ensuring technical integrity. The role involves partnering across various functions to resolve technical issues and guiding the integration of features. Ideal candidates...Flexible hours
$192k - $278k
...position requires a Bachelor's degree or equivalent experience, with 10 years in silicon implementation and chip integration. Responsibilities include leading SoC timing sign-off processes and collaboration with cross-functional teams. Offering a competitive salary...Full time$196k - $310.5k
Nvidia Corporation is seeking a Chip Lead to join its Silicon Co-Design Group. This role demands extensive experience in silicon architecture and the ability to guide cross-functional teams. The ideal candidate will have a strong background in Electrical or Computer Engineering...$158.6k - $237.6k
...beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact As Generative AI continues to... ...drivers for data center infrastructure are shifting from systems-on-chip (SOCs) to systems of chips. In the era of Accelerated Computing, data...Permanent employmentWork from homeShift workMarvell
Santa Clara, CA1 day ago- Apple Inc. is seeking a SoC NPI MPM in Cupertino, California, to lead new product introduction activities for advanced silicon products. The ideal candidate will have a Bachelor's degree and 3+ years of experience in supply chain management, with skills in program management...
$196k - $310.5k
...execution of Nvidia's new chip bringup effort, from pre... ...deployment. Coordinate multi-functional teams across... ..., Design, Validation, DFT, SW, System, and Operations... ...production schedules. Lead post-action reviews and... ...programs in semiconductor, SoC, or system/platform...- NVIDIA Corporation is looking for a Technical Program Manager to oversee large-scale GPU and SoC floorplan programs. You will work closely with multi-functional teams to ensure timely and predictable delivery across complex projects. The ideal candidate should have over...
$192k - $278k
...subsystem architectures, including for mobile SoCs. Experience in power management or low power design... ...about benefits at Google. Responsibilities Lead the definition of power requirements for Tensor mobile System-on-Chips (SoCs) to achieve Power-Performance-Area (PPA)...Full timeWorldwide$200k - $250k
...the role We are looking for an experienced and highly motivated Lead SoC Architect to lead the architecture definition and technical... ...Vodatacenter SoC architectures. Experience with chiplet‑based or multi‑die architectures. Familiarity with advanced process technologies...Local areaNight shift- A Silicon Valley hardware startup is seeking an ASIC Chip Design Lead to drive chip design execution from micro-architecture through full-chip integration. This technical role requires hands-on RTL development, managing cross-functional design teams, and ensuring timing...
- A tech firm focused on AI is seeking an experienced System-on-Chip (SoC) Architect in Mountain View, CA. You will lead the design of next-generation server-class silicon by translating product requirements into complex SoC architectures. Successful candidates bring industry...3 days per week
$147.4k - $272.1k
...System Integration Lead System Firmware and Diagnostic Group has an immediate opening... ...this role, you will lead, coordinate and multi-functionally represent, the definition and... ...manufacturing Supporting bring up of new SoCs, chipsets, sensors, and products Enabling...Contract workWork experience placementImmediate startRemote workRelocationApple
Cupertino, CA5 days ago$240k - $334k
...graphics APIs. Experience with SoC architecture, including silicon... ...constraints. Ability to lead initiatives, influence outcomes... ...for Google's tensor system-on-chips (SoCs). You will be ensuring Pixel... ...Develop and advocate a compelling multi-year GPU roadmap for Tensor SoCs...Full time$120k - $145k
...The ideal candidate will have over 7 years of SRE/DevOps experience, focusing on design and implementation of multi-cloud systems. Responsibilities include leading initiatives across teams, optimizing performance, and improving reliability. The position offers a salary...$141.8k - $258.6k
...Management Program Manager to drive the latest DRAM technologies in support of Apple's custom SoCs across various product lines. This role interfaces with our DRAM suppliers and multi-functional teams, ensuring top quality standards. Candidates should have a Bachelor's...- Advanced Micro Devices is seeking a DFT/DFx Methodology Lead to support high-speed SerDes PHYs and next-generation Memory PHYs in Santa Clara, CA. The ideal candidate will own DFT architecture definition and drive RTL implementation. Strong experience in Verilog/SystemVerilog...
- ...experience. • Security or related work experience with a solid understanding of the security industry and contract security services. • SOC/GSOC experience is a huge plus. • Knowledge of alarm systems, camera monitoring, and access control (badge) systems is a strong...Weekly payFull timeContract workTemporary workWork experience placementRemote workAll shiftsShift workNight shift
Prosegur Security USA
San Jose, CA3 days ago $183.8k - $263.6k
...as an ASIC Implementation Technical Lead in San Jose, with a primary focus on... ...physical design teams to understand chip architecture and drive DFT requirements early in the design cycle... ...innovative DFT IP in collaboration with the multi-functional teams, and play a key role...Full timeTemporary workLocal areaFlexible hoursCisco
San Jose, CA1 day ago$220k - $250k
A semiconductor startup in Sunnyvale is seeking an RTL Design Tech Lead to oversee micro-architecture and RTL development for complex ASIC/SoC programs. This role requires deep design expertise and technical leadership to guide teams through the architecture and tapeout...$272k - $431.25k
NVIDIA Gruppe in Santa Clara is seeking a Lead SoC Product Architect for Telecom AI RAN. You'll define SoC architecture for radio and distributed unit products, developing NVIDIA’s AI-RAN roadmap in a collaborative environment. The ideal candidate has over 15 years of...$272k - $431.25k
NVIDIA Corporation in Santa Clara seeks a SoC Product Architect for its Telecom AI RAN team. The role involves defining SoC and platform architecture, developing AI-RAN roadmaps, and collaborating with teams to implement AI-native applications. Candidates should have a...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to DFT Lead for Multi-Chip SOC (7nm+). Be the first to apply!
