Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior FPGA Design Engineer

Axiado

Job Description

Job Description

Company Description

Axiado is building the future of AIpowered digital infrastructure. We are a fastgrowing, wellfunded silicon, systems, and solutions company pioneering a new category of semiconductor called the Trusted Control/Compute Unit (TCU) that combines advanced hardware security, AIdriven resilience and efficiency, and realtime platform management. Our technology protects the world’s most critical infrastructure—from data centers to nextgeneration cloud and AI platforms—by securing systems at the foundation levels of hardware, independent of host CPUs and operating systems. 

Founded in 2019 and now over 150 employees strong, Axiado has evolved into a recognized leader in the convergence of AI, security, and silicon innovation. We partner with and are actively engaged in commercial programs with multiple Tier 1 industry leaders, validating both our technology and our long-term market trajectory. Axiado has also won numerous industry awards for our ground-breaking products and technological innovations, including being named one of Fast Company’s 2025 Top 10 Most Innovative Companies in Security, winning the 2025 Global InfoSec Award for Outstanding AI Security Solution, and being named a finalist for the Global Semiconductor Alliance’s 2025 “Start-Up to Watch” award. 

At Axiado, developing breakthrough technology takes more than great engineering—it takes a team of exceptional people who collaborate boldly, challenge assumptions, and take pride in building what comes next. We value curiosity, execution, respect, and a shared desire to make a meaningful impact on the security and reliability of the digital world. 

If you’re driven to innovate, energized by hard problems, and excited to help define the future of secure AI infrastructure, we invite you to apply and join us on this journey. 

Job Description

Senior FPGA Design Engineer position is your opportunity to join one of the industry’s leading companies in platform security management and ransomware detection for cloud datacenters, 5G infrastructure and disaggregated compute ecosystems. You should have prior knowledge about RTL design, FPGA prototyping and computer architecture. As the Senior FPGA Design Engineer for Axiado, you will have the opportunity to work in design, verification, debug and system integration. You will work closely with the Architecture, Verification, ASIC Design and Software teams, and report into the Engineering organization. 

Key Responsibilities

  • RTL design for FPGA, including RTL porting, IP integration, closing timing and generating bit streams

  • FPGA simulation setup and testing

  • FPGA system setup, validation and debug

  • Work with SW team to bringup and validate FPGA system product

Qualifications

  • Product experience with FPGAs and related tools such as Vivado and Protocompiler

  • Strong experience in RTL design, especially design for FPGAs

  • Integration of IPs and CPUs for FPGA

  • Experience in RTL simulation testing

  • Experience in bringing up and debugging SW on FPGA systems

  • Familiarity with PCIe, USB, Ethernet, SPI. The following are pluses: ESPI, SGPIO, LTPI

  • Self-driven, good problem solving and communication skills

  • BS or MS (preferred) degree in EE/EECS/CS or equivalent. 

  • At least 5 years of industrial experience

Additional Information

Axiado is committed to attracting, developing, and retaining the highest caliber talent in a diverse and multifaceted environment. We are headquartered in the heart of Silicon Valley, with access to the world's leading research, technology and talent.

We are building an exceptional team to secure every node on the internet. For us, solving real-world problems takes precedence over purely theoretical problems. As a result, we prefer individuals with persistence, intelligence and high curiosity over pedigree alone. Working hard and smart, continuous learning and mutual support are all part of who we are.

Axiado is an Equal Opportunity Employer. Axiado does not discriminate on the basis of race, religion, color, sex, gender identity, sexual orientation, age, non-disqualifying physical or mental disability, national origin, veteran status or any other basis covered by appropriate law. All employment is decided on the basis of qualifications, merit, and business need.

Vacancy posted 9 days ago
Similar jobs that could be interesting for youBased on the Senior FPGA Design Engineer in San Jose, CA vacancy
  •  ...Santa Clara, CA. The position requires extensive experience in FPGA design and verification, particularly with System Verilog and UVM...  ...Candidates must have a Bachelor's or Master's degree in Electrical Engineering and over 10 years of relevant experience. This contract role... 
    Senior
    Contract work

    CirrusLabs

    Santa Clara, CA
    2 days ago
  •  ...of patients worldwide. We’re a team of engineers, clinicians, and innovators united by one...  ...Responsibilities Verification of FPGA’s on daVinci systems for RTL functional...  ...development UVM Work closely with the design team to review specifications and architecture... 
    Senior
    Local area
    Worldwide
    Flexible hours

    Intuitive

    Sunnyvale, CA
    1 day ago
  • $215k - $300k

     ...planet. We are a team of mission-driven engineers with experience across aerospace, robotics...  ...make this future a reality. As a Sr. FPGA Verification Engineer at Reliable Robotics...  ...testing, perform qualification of relevant design and verification tools, and develop... 
    Senior
    Permanent employment
    Casual work

    Reliable Robotics Corporation

    Mountain View, CA
    2 days ago
  • $100k - $200k

     ...orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated...  ...planet and enhance our overall quality of life. As a Senior FPGA Board Design Engineer, you will participate in the development and test of... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    more than 2 months ago
  • $175k - $350k

     ...UCIe die-to-die integration, working directly with the Head of Engineering, digital leads, and analog teams. You will also serve as the...  ...integration: bump map, power domain partitioning, analog/digital co‑design requirements, and pad ring architecture. Collaborate with... 
    Suggested

    TylSemi, Inc.

    San Jose, CA
    2 days ago
  • $184k - $356.5k

     ...Security Researcher to tackle security challenges in cutting-edge chip technology. You will research vulnerabilities in SoC and GPU designs and develop innovative security tools and techniques. The ideal candidate should have a BS/BA in Computer Science or related and... 

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $175k - $350k

     ...mainstream. Google, Microsoft, Amazon, Meta, OpenAI — they're all designing their own ASICs. The $50B custom silicon market is growing 30%...  ...doesn't fly here. Deep technical expertise. This is hard engineering. We need people who've shipped real silicon and debugged real... 
    Remote work
    Shift work

    TylSemi, Inc.

    San Jose, CA
    3 days ago
  • $144k - $180k

     ...A leading provider of programmable logic solutions in San Jose seeks a Silicon Design Validation Engineer with over 8 years of experience. The successful candidate will validate FPGA building blocks and characterize high-speed interface performance. Responsibilities include... 
    Senior
    Full time

    Lattice

    San Jose, CA
    1 day ago
  • $215k - $300k

     ...people - move around the planet. We are a team of mission-driven engineers with experience across aerospace, robotics and self-driving cars working to make this future a reality. As a Sr. FPGA Design Engineer at Reliable Robotics you will be a part of the Embedded Systems... 
    Senior
    Permanent employment

    Reliable Robotics Corporation

    Mountain View, CA
    4 days ago
  • $168k - $264.5k

     ...A leading technology company is looking for a Senior Systems Prototyping Engineer in Santa Clara, California. This role involves building and improving FPGA prototypes and requires extensive experience in FPGA architecture and problem-solving skills. Candidates should... 
    Senior
    Full time

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago
  •  ...A leading global technology provider in San Jose seeks a mid-senior level Sr. Physical Design Engineer. You will engage in advanced ASIC design activities, integrating high-speed interfaces and managing comprehensive signoff processes while providing technical mentorship... 
    Senior
    Full time

    eInfochips (An Arrow Company)

    San Jose, CA
    1 day ago
  • $126.8k - $190.9k

     ...A leading technology company is seeking a forward-thinking Physical Design Engineer in Cupertino, CA. The role includes contributing to all aspects of physical design, generating timing constraints, and developing high performance low power clock networks. Ideal candidates... 
    Senior
    Full time

    Apple

    Cupertino, CA
    1 day ago
  • $181.1k - $318.4k

     ...A leading tech company is seeking an Electrical Engineer to develop prototype hardware for Computer Vision and Machine Learning applications. This role involves designing circuits, mentoring teams, and working in a dynamic environment. Candidates should have a BS in Electrical... 
    Senior
    Full time

    Apple Inc.

    Cupertino, CA
    1 day ago
  • $154k - $286k

     ...Cadence in San Jose, California is seeking an experienced C++ software engineer to join the Protium Software Development Team. You will work on FPGA-based prototyping products used for software validation in collaboration with leading CPU/GPU companies. The position involves... 
    Senior
    Full time

    Cadence

    San Jose, CA
    1 day ago
  •  ...NetApp, Inc. is looking for a Senior Value Engineering Consultant in California. In this role, you will engage customers and help them derive measurable business value from NetApp solutions. You will be responsible for developing financial models, influencing deal strategies... 
    Senior

    NetApp

    San Jose, CA
    2 days ago
  • $168k - $264.5k

     ...A leading tech company in Santa Clara is seeking a Senior Circuit Design Engineer to enhance the power delivery of designs. The ideal candidate has over 8 years of experience, strong background in analog circuit design, and knowledge of power converters. You will collaborate... 
    Senior
    Full time

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...us today. The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects...  ...of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The... 
    Senior
    Work experience placement

    NVIDIA

    Santa Clara, CA
    14 days ago
  • $124k - $195.5k

     ...A leading technology company in California is seeking a Senior Layout Mask Design Engineer to work on custom SRAM designs using advanced FinFET technologies. The ideal candidate will have over 8 years of mask design experience and a strong background in Cadence tools.... 
    Senior
    Full time

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $130k - $220k

     ...A technology company in Santa Clara seeks a highly skilled engineer for microarchitecture design and ASIC development. The role involves working on innovative technology solutions with responsibilities including RTL coding, timing closure, and design verification. Candidates... 
    Senior
    Full time

    Elastics.cloud, Inc.

    Santa Clara, CA
    1 day ago
  •  ...A leading semiconductor company in San Jose is looking for an experienced IC package-design engineer. You will design complex flip-chip-BGA packages for ASICs used in AI, networking, and HPC. This role requires managing multiple projects, focusing on signal integrity,... 
    Senior
    Full time

    Broadcom

    San Jose, CA
    1 day ago
  • $180k - $230k

     ...career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive their design from concept to silicon to their next car. Summary: As a Senior ASIC Verification Engineer, you will be responsible for all... 
    Senior
    Full time
    Flexible hours

    Ethernovia

    San Jose, CA
    1 day ago
  •  ..., and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background with DDR or Memory...  ...Perl, and TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be... 
    Senior

    Infobahn Softworld

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing Power Circuits Solutions Group. If you are looking for a challenging and exciting role in improving the power delivery of our designs and if you are a self-starter and highly... 
    Senior
    Full time

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago
  • $134.39k - $201.3k

     ...Digital IC Design Senior Staff Engineer Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities... 
    Senior
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago
  • $180k - $260k

     ...Senior Staff Engineer/Principal Memory Design Engineer Senior Staff Engineer/Principal Memory Design Engineer 3 weeks ago Be among the first 25 applicants Get AI-powered advice on this job and more exclusive features. MediaTek’s advanced Memory Design team in... 
    Senior
    Full time
    Temporary work
    Worldwide

    MediaTek

    San Jose, CA
    1 day ago
  •  ...Senior Design Verification Engineer Immediate need for a talented Senior Design Verification Engineer. This is a Fulltime opportunity with long-term potential and is located in San Jose, CA (Onsite). Please review the job description below and contact me ASAP if you... 
    Senior
    Full time
    Immediate start

    Pyramid Corporation

    San Jose, CA
    3 days ago
  • $180k - $230k

     ...career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive their design from concept to silicon to their next car. Summary: As a Senior ASIC Verification Engineer, you will be responsible for all... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    1 day ago
  • $142.6k - $206.5k

     ...development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging. As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying out... 
    Senior
    Local area
    Shift work

    Altera

    San Jose, CA
    2 days ago
  • $135k - $170k

     ...their unique infrastructure requirements. Discover more at [ Job Description: We are seeking an experienced and hands-on Senior Product Engineer to lead and develop next generation high-speed, high performance and low power semiconductor products in advanced process... 
    Senior
    Full time
    Flexible hours

    Astera Labs

    San Jose, CA
    3 days ago
  •  ...leading technology solutions provider is seeking a Contract Hardware Engineer to develop and test advanced RTL modules for FPGA and ASIC targets. The successful candidate will have strong FPGA design experience, proficiency in the Arteris design toolset, and expertise... 
    Contract work

    TPI Global Solutions

    Mountain View, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior FPGA Design Engineer. Be the first to apply!