Principal Design Engineer
$181k - $308kMicron Technology, Inc.
Our vision is to transform how the world uses information to enrich life for all.Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.Micron’s Non-Volatile Engineering Group (NVEG) develops best-in-class NAND memory products in die size, performance, reliability and power! NVEG is embedding AI across the entire design flow, and we are looking for engineers who use AI daily and actively reshape engineering workflows around it.Position Overview:As a Principal Design Engineer on the NAND datapath team, you will lead architecture and design of the internal datapath between the page buffer and IO: wave-pipelined buses, flop-to-flop timing, FIFOs, dataline sensing, column repair and clocking. You will use AI daily to accelerate design, timing closure and verification, help bring STA-based semi-custom methodology into a simulation-only flow, and set technical direction as a recognized leader!What’s Encouraged Daily:Datapath architecture: Define, design and verify internal datapath blocks (page buffer-to-IO data buses, wave pipelines, FIFOs, SER/DES front ends and datapath clocking) to meet bandwidth, timing and power targets.Timing closure: Architect and close wave-pipelined and flop-to-flop paths, including setup/hold, skew/jitter budgets, PVT delay tracking, and delay trims across PVT and aging.Dataline sensing: Design dataline sense amps and precharge/latch sensing, covering offset, Monte Carlo/high-sigma margin, coupling and IR drop.Array repair & redundancy: Design column repair, fuse/repair storage and redundancy muxing with no bandwidth or timing penalty; verify all repair configurations with test, PE and FW.Use AI daily for RTL generation, scripting, and timing/waveform analysis. Develop specs and checklists that AI can process. Build agents to automate timing, Monte Carlo, and repair-coverage checks.Semi-custom methodology: Lead the move from SPICE-only closure to a semi-custom flow with characterized custom cells, SDC/STA sign-off, STA-to-SPICE correlation, and synthesis/APR/ECO flows.Physical co-design: Drive floorplan, bus routing and RC-aware delay matching with layout, and correlate post-layout timing.AI & technical leadership: Champion AI adoption and standard processes, define interface specs with multi-functional teams, support silicon debug, and mentor engineers.Minimum Qualifications:BS/MS in EE or related field with 8+ years in memory datapath, SRAM or high-speed custom design.Deep expertise in flop-to-flop and wave-pipelined timing closure (setup/hold, skew, min/max delay, PVT margin).Experience in sense amp, dataline or SRAM read/write design, including Monte Carlo/high-sigma verification.Proven collaboration with layout on floorplanning, extraction and post-layout timing correlation.Daily hands-on AI use, with concrete examples of AI-based workflows (prompts, scripts or agents) that improved productivity or design outcomes.Preferred Qualifications:NAND/DRAM/SRAM periphery experience: page buffer, column decoder, global data bus, or array-to-IO pipeline.Memory repair and redundancy design, and its impact on yield, area, timing and test time.Timing-adjustment techniques (delay trims, DLL/DCC, training) and aging effects (NBTI/HCI).Building AI agents, LLM/RAG pipelines or ML models for IC design, verification or debug.Sophisticated CMOS device physics, mismatch modeling (BSIM), and low-power techniques (clock/power gating, leakage).Solid understanding of STA and semi-custom flows mixing custom and standard-cell logic.The US base salary range that Micron Technology estimates it could pay for this full-time position is:$181,000.00 - $308,000.00 a yearAdditional compensation may include benefits, bonuses and equity.Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.To learn about your right to work click here.To learn more about Micron, please visit micron.com/careersUS Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at View email address on click.appcast.io or View phone number on click.appcast.io (select option #3)Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
#J-18808-Ljbffr
Vacancy posted 8 hours ago
Similar jobs that could be interesting for youBased on the Principal Design Engineer in San Jose, CA vacancy
$250.6k - $362.6k
...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able... ...analysis outputs.Minimum QualificationsBachelor’s degree in Engineering and 15+ years of ASIC related experience, Master’s degree in Engineering...SuggestedFull timeTemporary workLocal areaFlexible hours$140k - $260k
....This is an opportunity to join a dynamic and growing team of engineers developing extremely high-speed wireline communications transceivers... ...techniques. The candidate will collaborate with analog designers, digital designers, applications engineers, and marketing specialists...SuggestedFull timeWork at office- ...Corporation has opportunities at various levels for the positions below.Job Titles (Job Codes)Mixed Signal Design Engineer (MSD10)Sr. Mixed Signal Design Engineer (SMSD10)Principal Mixed Signal Design Engineer (PMSD10)Job LocationSanta Clara, CaliforniaJob DutiesDevelop and...SuggestedPermanent employmentFull timeWork at officeRemote work
$176k - $298k
...transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.As a Principal Design Engineer in the NVE Design Engineering Core group at Micron Technology, Inc., you will contribute to the development of memory...SuggestedFull timeLocal areaImmediate start$180k - $282k
Req ID: 138673 Region: Americas Country: USA State/Province: California City: San Jose SummaryThe Principal Engineer, Mechanical Design develops new mechanical systems and modules while maintaining existing designs. In this role, you will research mechanical concepts and...SuggestedWork at office$186k - $407k
...the world to learn, communicate and advance faster than ever.Principal ASIC Design EngineerAbout the RoleAt Micron, we transform how the world... ...growing the team to execute.As the Principal ASIC Design Engineer, you will be the primary digital contributor on a deliberately...Full timeFor contractorsLocal areaImmediate start$182.36k - $273.2k
...place to thrive, learn, and lead. Your Team, Your ImpactIn this role you’ll be a member of the Data Center Engineering business group. Our group owns the digital design of high performance mixed signal ICs used in high speed interconnects in hyperscaler data centers. These...Permanent employmentFull timeInternshipWork from home- ...accessible over time. That’s where we come in. We combine deep engineering expertise with global-scale manufacturing to deliver the... ...of data.Job DescriptionESSENTIAL DUTIES AND RESPONSIBILITIES:Designer will be responsible for the design of high performance analog...Temporary workImmediate startRemote workWorldwideFlexible hoursShift work
$190k - $230k
...- $230,000.00 Salary/year, Job Purpose: Navitas Semiconductor is seeking a highly motivated and experienced analog / power IC design engineer to lead the architecture, design, and silicon execution of next-generation power management ICs. This role is hands-on and technical...Full time- ...Select how often (in days) to receive an alert: Senior Principal, Design Engineering Date: Aug 15, 2026 Location: San Jose, CA, US Summary We are seeking a high-impact, visionary Senior Principal AI Engineer to architect, design, and oversee the next...Temporary workWork at officeLocal areaWorldwideShift work
$161k - $299k
...technical support to Cadence customers in the areas of Digital Design Implementation & Signoff including Synthesis, Place and Route,... ...process improvement projects. Provide mentorship to junior engineers. Job Requirements Requires a BS or MS or PhD in EE with/or...- ...Micron Technology is seeking a Principal ASIC Design Engineer to join its Interface Pathfinding team, which focuses on innovating memory and storage solutions. This role involves leading digital design efforts for high-speed interface technologies, ensuring seamless integration...
$154k - $286k
## Senior Principal Design Engineer-Palladium & Protium Customer SupportApply: SAN JOSE: Full time: Posted Today: End Date: December 31, 2026 (30+ days left to apply): R55242## **At Cadence, we hire and develop leaders and innovators who want to make an impact on the world...Full time$231.44k - $282.88k
...solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning,... ...Job Description The Role: SiFive is looking for a principal‑level hardware engineer who is passionate about designing industry‑leading CPU and...Work experience placementNight shift$198k - $336k
Principal Design Engineer | Micron Technology # Single PositionChange the world through innovationView All Jobs## Principal Design EngineerSan Jose, California, United States of AmericaApply NowFind out how well you match with this jobJob IDJR102632**Our vision is to transform...Full timeLocal areaImmediate start$176k - $298k
...Responsibilities Design and optimize TSV (Through-Silicon Via) interface circuits connecting memory die to logic die including... ...and limitations. Qualifications BS or MS in Electrical Engineering with 8+ years of relevant experience in memory circuit design,...Local area$154k - $286k
...Development team and help shape the future of system-level chip design verification. In this highly visible, customer-facing role,... ...platforms. You will bridge the gap between customers, Applications Engineering (AE), Product Engineering (PE), and R&D — develop impactful...$181k - $361k
## Principal Design EngineerSan Jose, California, United States of AmericaApply NowFind out how well you match with this jobJob ID: JR104... ...advance faster than ever.**Department Overview** The Non-Volatile Engineering Group (NVEG) at Micron develops memory products that are...Full timeLocal areaImmediate start- ...finding sustainable solutions that will make an impact on both the climate and the new economy, we’d love to hear from you. Principal Design Engineer HYPERLUME Design San Jose, CA, USA About the role Team Credo is looking for a Principal Design Engineer...
$154k - $286k
## Sr Principal Design EngineerApplylocations: SAN JOSEtime type: Full timeposted on: Posted Yesterdayjob requisition id: R54907## **At Cadence... ...is an opportunity to join a dynamic team of experienced engineers developing physical IP for industry-standard high-speed...$182k - $319k
...at least one piece of hardware that we designed, developed, manufactured or service. Celestica... ...and the top 3 non-X86 server providers engineering solutions for this generation and the... ...the future together.The Senior Principal, Design Engineering will be responsible...Local area$150k - $250k
...Principal PLL Design Engineer Are you a PLL Design Engineer, who is seeking an amazing opportunity delivering disruptive High Speed Interconnect Technology to power next generation AI? We are looking for a High-Speed CMOS PLL Analog Design Engineer –who is excited to...$210.87k - $329.86k
...Artificial Intelligence and intelligent automation across its Hardware Engineering organization to improve engineering productivity, reduce manual effort, accelerate development cycles, and improve design quality and first-time-right execution.We are seeking a senior AI...Temporary workLocal areaWorldwideShift work$140k - $260k
...world of technology. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software... ...Position Requirements/Qualifications: BS in Electrical Engineering with a minimum of 7 years of experience OR MS with a minimum of...- ...Province: California City: San Jose SummaryJoin a world-class engineering group at Celestica focused on developing high-end cooling solutions... ...for global thermal systems.Detailed DescriptionLead designs, conduct detailed analyses, set design strategy, and join department...Temporary workWork at officeLocal areaImmediate startWorldwideShift work
- ...future of AI and beyond. Together, we advance your career. THE ROLE: We are looking for a dynamic, energetic Lead / Principal Systems Design Engineer to join our growing team. As a key contributor to the success of AMD’s product, you will be part of a leading team to...
$232k - $368k
...Make the choice and join us today!NVIDIA's Mixed-Signal Design (MSD) Photonics team is building the next generation of... ...s most advanced AI supercomputers. We are looking for a Principal Photonics IC Design Engineer to serve as the technical lead owning our photonics integrated...Full time$182k - $273k
Invent the future with us. Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative... ...Identify schematic or layout problems and work closely with engineering teams to address them. Work on multiple projects across...Local area$176k - $298k
## Principal Design Automation EngineerSan Jose, California, United States of AmericaApply NowFind out how well you match with this jobJob... ...communicate and advance faster than ever.As a Staff/Principal Design Engineer in the NVE Design Engineering organization at Micron...Full timeLocal areaImmediate start$231.44k - $282.88k
...solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning,... ...Job Description About the Role SiFive is looking for a Principal Design Verification Engineer to lead verification strategy and execution for a...Work experience placement
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Principal Design Engineer. Be the first to apply!
Related searches
- project engineer assistant project manager San Jose, CA
- engineering director San Jose, CA
- hotel chief engineer San Jose, CA
- director systems engineering San Jose, CA
- chief design engineer San Jose, CA
- principal network engineer San Jose, CA
- senior civil engineer project manager San Jose, CA
- principal data engineer San Jose, CA
- principal engineer San Jose, CA
- director data engineering San Jose, CA



