Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

DDR Design Engineer

$184.7k - $324.8k

Apple Oakbrook

Role Number: 200631700Team: HardwareLocation: CupertinoPosted: 2025-11-17SummaryAt Apple, we work every day to craft products that enrich people’s lives. If you’re passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated DDR Design Engineer.As a member of our dynamic group, you will have the rare and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. You will join the DDR PHY design team. We provide best-in-class PHY designs for high-performance, low power applications. As a logic design engineer, you will be involved in all phases of the design, from concept study, architecture definition, design and verification, to silicon bring-up and characterization.DescriptionIn this role, you will be responsible for performing concept studies and providing direction in terms of performance, gate count and power for various digital designs. You will be responsible for writing detailed design specification and test plans in close collaboration with architecture, circuit designers and verification engineers. You will provide high-quality RTL description, including assertions, for the design. Use formal tools and static checkers to guarantee RTL quality. You will also support design verification to insure bug-free first silicon. Responsibilities will include driving functional and code coverage as well as timing closure for your designs and supporting silicon bring-up, performance and power characterization.Minimum QualificationsBS degree in technical discipline with minimum 10 years of relevant experiencePreferred QualificationsRTL design using Verilog or SystemVerilog, assertion writing.Design of state machines, data paths, arbitration and clock domain crossing logic.Logic synthesis, timing constraints.Exposure to Design For Test, understanding of scan concept and writing DFT friendly RTL.Unified Power Format for simulation, synthesis and electrical rule checking Equivalence checking.Prior experience in DDR PHY design and mixed-signal environment is a plus.Pay & BenefitsAt Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $184,700 and $324,800, and your base pay will depend on your skills, qualifications, experience, and location.Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple BenefitsNote: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.EEO StatementApple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicantAccessibilityAt Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.Learn about accessibility in Apple’s workplaceLearn about reasonable accommodations for job applicantsApplication DeadlineApple accepts applications to this posting on an ongoing basis.

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the DDR Design Engineer in Cupertino, CA vacancy
  •  ...Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to...  ...cause complex failures across RTL, testbench, interfaces (PCIe/DDR/Ethernet), and system interactions.Optimize simulations,... 
    Suggested

    AMD

    Santa Clara, CA
    2 days ago
  •  ...silicon and system.DescriptionWe are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The...  ...experience on either one aspect (PCIe, Ethernet, HBM, GDDR, DDR, MMU, Cache).Familiar with C/C++.Formal Verification (Model... 
    Suggested
    Work at office

    Baidu

    Sunnyvale, CA
    3 days ago
  • $144.6k - $218k

     ...Silicon Technologies group, you’ll help design and manufacture our next-generation, high...  ...their devices.As our DRAM Design Validation Engineer, you will be ensuring the successful...  ...interface verification with understanding DDR-PHY and Memory ControllerExperience in LPDDR... 
    Suggested
    Relocation

    Apple

    Cupertino, CA
    2 days ago
  • $140k - $229.8k

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS...  ...seeking candidates for several physical design engineering positions in our SOC and core...  ...designs such as GPU, Camera and other MM, DDR, Modem, Audio . Tasks also involve the development... 
    Suggested
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    21 hours ago
  •  ...THE ROLE: We are looking for an adaptive, self-motivative logic design engineer to join our growing mixed-signal high-speed IO team. As a key...  ...successful siliconExperience in high-speed interfaces such as DDR, GDDR, HBM, and high-speed SERDES.Experience in designs with... 
    Suggested

    AMD

    Santa Clara, CA
    21 hours ago
  • $116k - $189.75k

    We are looking for a Signal Integrity & PCB design Engineer! NVIDIA is powering the next wave of AI and accelerated computing, and our PCB technology...  ...-level signal integrity simulation of PCIE, LPDDR/DDR/GDDR, MIPI, HDMI, USB and other interfaces.Analyze and optimize... 
    Full time

    Nvidia

    Santa Clara, CA
    21 hours ago
  • $168k - $264.5k

    NVIDIA is looking for a Senior Design Engineer for our Coherent High Speed Interconnect team!For two decades, NVIDIA has pioneered visual computing...  ...with physical layer of interconnects such as Memory (DDR, LPDDR etc..) , PCIE , SerDesExperience and knowledge in architecture... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...intelligence. We are looking for a Mixed-Signal/Analog/IO Circuit Design Engineer – someone who is excited to join a growing group of diverse...  ...as well as 8+ years of well-rounded high Speed memory (LPDDR, DDR, GDDR, HBM) or SerDes related design experience. System... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $213k - $287.5k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers choose...  ...We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and...  ...across various technologies such as DDR, PCIe, fabrics etc.- Experience in extraction... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  • $176.6k - $247.3k

     ...Acceleration team you’ll be responsible for the design and optimization of Hardware in our data...  ...and teamwork with other physical design engineers as well as with the RTL/Arch. teamsBasic...  ...with timing of IO interfaces like DDR, HBM, PCIe, Die-to-Die etc.Amazon is an equal... 
    Full time
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    21 hours ago
  •  ...Technologies, Inc. Job Area: Interns Group, Interns Group Interim Engineering Intern - HW General Summary: About Qualcomm Qualcomm...  ...the future of technology. Our early career programs are designed to attract inventive minds, offering a platform to contribute... 
    Interim role
    Summer work
    Internship
    Summer internship

    Qualcomm

    Santa Clara, CA
    2 days ago
  • The role: This is a Physical Design Engineering role that will require to take the design from RTL to GDS with synthesis, Place n Route, timing, and Physical Verification.

    TPI (Tech Providers, Inc.)

    Santa Clara, CA
    6 days ago
  • $130k - $140k

     ...Practice I Human Capital Strategist I Carrier Guidance I Growth & Hiring Partner Job Overview: We are seeking a skilled RTL Design & Verification Engineer with strong experience in power profiling , low-power design , and automation . The ideal candidate will analyze power... 
    Full time

    Globex Digital

    Sunnyvale, CA
    21 hours ago
  • $2,000 per month

     ...extremely deep chain-of-thought reasoning. Responsibilities As an RTL Engineer at Etched, you will be critical in ensuring that our AI chips...  ...correctly and efficiently. You will develop and implement design verification strategies for both our existing and upcoming ASIC... 
    Work experience placement
    Work at office
    Relocation package

    ETCHED LLC

    Cupertino, CA
    21 hours ago
  • $130k - $200k

     ...Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service deliveryassociated with...  ...quality of life. We are seeking a hands-on PCB Design Engineer with deep expertise in schematic capture and PCB layout using... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    eSpace

    Saratoga, CA
    3 hours ago
  •  ...building hardware; electronics systems and semiconductors where AI can design and create beyond human cognitive limits. About Voltai Voltai is...  ...design. Familiarity with common protocols (AXI, PCIe, Ethernet, DDR, or similar). Python or Tcl scripting. Bonus Points Experience... 

    Voltai

    Palo Alto, CA
    21 hours ago
  • $100 - $110 per hour

     ...N2P Systems Sunnyvale, California, United States 10+ years $100 - $110 USD / hr N2P Systems is seeking an experienced Physical Design Engineer to join our enterprise technology delivery team in Sunnyvale, California, United States. At N2P Systems, you will put 10+ years... 
    Contract work
    Work visa

    N2P Systems Inc.

    Sunnyvale, CA
    21 hours ago
  • $180k - $280k

     ...high-speed inference.About The RoleJoin our close-knit physical design team where you will drive high-impact PPA strategy—actively...  ...ICC2 or similar physical design tools.BS or MS in Electrical Engineering.Preferred:Knowledge of high speed CPU/GPU design a plus.Experience... 

    CEREBRAS SYSTEMS INC.

    Sunnyvale, CA
    4 days ago
  •  ...Senior PCB Design Engineer Location: Mountain View, California Contract: 12+ months Work Arrangement: 5 days onsite About the...  ...gigabit SerDes technologies such as JESD204, PCIe, 25G+ Ethernet, DDR, or similar. ~ Strong understanding of signal integrity and... 
    Contract work

    GCS Recruitment

    Mountain View, CA
    3 hours ago
  •  ...day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading...  ...designs into effective verification plans. The engineer will analyze RTL designs, verify functionality and performance... 

    AMD

    Santa Clara, CA
    13 hours ago
  • $150.4k - $277.6k

     ...bring passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple’s premier SOCs. This is a critical job... 
    Relocation

    Apple

    Santa Clara, CA
    2 days ago
  • $100k

     ...problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is looking for a Mid Core Design Verification Engineer to help verify the next generation of high-performance RISC-V CPU cores. You’ll work closely with CPU architects, RTL designers... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    1 day ago
  • $184.7k - $324.8k

     ...detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient...  ...they love with their devices.The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT pre... 
    Relocation

    Apple

    Cupertino, CA
    2 days ago
  • $129.3k - $194.7k

     ...this highly visible role, you will be at the center of a chip design effort interfacing with many disciplines, with a critical impact...  ...customers quickly.DescriptionAs a CPU Top-Level Design Verification Engineer owning the verification methodology, tools, and flow of a high... 
    Relocation

    Apple

    Santa Clara, CA
    2 days ago
  • $174.15k - $194.7k

     ...locations throughout the USA. Work closely with architecture and RTL designers on verifying the functionality correctness of the design....  ...’s degree or foreign equivalent in Computer Engineering, Electrical Engineering, or a related field.Education and/or experience... 
    Relocation

    Apple

    Cupertino, CA
    21 hours ago
  • $122.44k - $200.34k

     ...changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital...  ...wonderful.The Role and ImpactAs a GPU Design Verification Engineer, you will contribute to the development of next-generation... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $122.7k - $214.3k

     ...4Team: HardwareLocation: Austin; Beaverton; Cupertino; San DiegoPosted: 2026-07-29SummaryApple is looking for a SerDes Design and Validation Engineer to Lead system validation of mixed-signal SerDes IP. In this highly visible role, you will contribute to the design, integration... 
    Relocation

    Apple

    Cupertino, CA
    2 days ago
  • $105.65k - $149.15k

    Job Details:Job Description: About Intel & Silicon ChassisIntel is seeking an Entry Level Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to the verification of next-generation interconnect and chassis IPs that underpin Intel... 
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $150k - $250k

    Santa Clara, CA / Austin, TX / Boston, MASilicon - DV /Full-time /On-siteRole OverviewWe are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical AI SoC. In this role, you will work closely with architects, RTL... 
    Full time
    Flexible hours

    Auradine

    Santa Clara, CA
    13 hours ago
  • $105.65k - $149.15k

    Job Details:Job Description: As an IP Design Verification Engineer, you will be responsible for ensuring the quality and functionality of critical IP designs through rigorous verification processes. Using industry-standard tools and methodologies, you will create and execute... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    13 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to DDR Design Engineer. Be the first to apply!