Principal SoC Verification Engineer - SystemVerilog / UVM, AMBA
$200k - $300kCyberCoders
Job Title: Principal SoC Verification Engineer - SystemVerilog / UVM, AMBAJob Location: Los Altos, CA, or San Francisco, CA - hybridCompensation: $200K - $300K base DOE plus equityRequirements: SoC Verification (Full-Chip & Block-Level), SystemVerilog / UVM, AMBA Protocols (CHI, AXI, APB), ARM, HPC / Edge AI SoCPosition OverviewWe're a well-funded, stealth startup building a next-generation, end-to-end computing platform powered by a custom, high-performance edge SoC on an advanced process node. By integrating flagship compute IP into an industry-leading design, we are building the optimized silicon foundation for our software platform from the ground up.We're building a tight-knit, experienced in-house team to drive engineering outcomes and partner with a Tier-1 ASIC design house through the process. As our Lead SoC Verification Engineer, you will help establish the verification and validation methodology for our end product.Key ResponsibilitiesCross-functional reviews: Participate in microarchitecture and design reviews with the designers to better understand the design and help develop a comprehensive DV plan. Develop a detailed test bench and plan for the blocks you will be working on and have them reviewed with the design and SW teams.DV infrastructure development: Develop scalable test benches and libraries for block-level and full-chip-level verification. Ensure stimulus is portable across verification, emulation, and ASIC platforms. Implement a test harness to collect various coverage metrics and scoreboards to track progress through regressions.Full chip/Block level verification: Develop directed/constrained random/random test cases to fully stress the design and track discovered bugs.System Validation: Work closely with the validation team to use an emulation platform for accelerated verification and SW/HW co-development.QualificationsBachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field; advanced degree preferred.10+ years of experience in verifying complex ASICs.Deep knowledge of industry-standard on-chip interconnect protocols (AMBA CHI/AXI/AXI-S/APB).Fluent in System verilog/System-C and UVM.Experience verifying designs with multiple power domains using UPF and industry-standard tools.Proven track record of taking products through first-pass silicon success.Preferred QualificationsExperience with verifying multi-media SOCs.Experience working directly with Arm cores and subsystems.Experience with modeling and performance validation.Exposure to Silicon bring-up.BenefitsMedical/Dental/Vision benefitsVacation/PTO401KEquityFlexible Work Arrangements
- Title: Design Verification Engineer - Internal IP Location: Bay Area (hybrid) or Toronto About... ...modes. Build testbenches using SystemVerilog (or similar HDL), UVM or equivalent methodology, and... ...pipelines, memory subsystems, AXI/AMBA interconnects), timing, and clocking...Suggested
- ...We're looking for experienced Design Verification (DV) Engineers to ensure functional correctness and... ...IP blocks to subsystems and full SoC-working closely with architecture, RTL... ...and system-level testbenches using SystemVerilog/UVM or equivalent methodologies. Build...Suggested
- ...software development. We're seeking engineers who are energized by working... ...is hiring a Senior ASIC Verification Engineer with advanced skills... ...to verify world-class SoCs to be deployed in high performance... ...activities including test-planning, UVM based testbench development,...SuggestedFull timeRemote workFlexible hours
- ...Description Job Description Senior Digital Verification Engineer We're is looking for a digital... ...Provide best in class DV at both IP and SOC level. Create and, via peer reviews,... ...techniques such as assertions, SV, OVM/UVM, constrained random, and coverage (code/...Suggested
- ...Job Title : PCIe Verification Engineer Job Location - Address : San Francisco, California, United... ...becoming important to be validated for SOC Integration & Bring Up. Complex System... ...simulation regression environment with UVM & C/C++ testbenches, modify to enhance...SuggestedRemote workShift work
- ...Job Title Responsibilities: Develop and maintain UVM-based verification environments Verify CPU subsystems and instruction execution... ...Design Verification experience ~ Strong skills in: ~ SystemVerilog ~ UVM ~ Testbench architecture ~ Experience...
- ...We are seeking a Senior Staff or Principal AMS Design Verification Engineer to lead the mixed-mode design verification... ...methodology to simulate complex SOCs, and for developing models for co-... ...digital teams. Create Verilog/SystemVerilog test benches and behavioral models...Permanent employmentTemporary workLocal areaRemote workWorldwideRelocation
- A leading chiplet startup in San Francisco is seeking a Principal Physical Design Engineer to drive the development of advanced ASICs. In this role, you will manage the entire design flow and work collaboratively with industry experts. The ideal candidate will have 8-1...Principal
- Blue Origin seeks a Senior Staff or Principal AMS Design Verification Engineer to lead mixed-mode verification. You will define co-simulation methodologies... ...analog and digital domains. You will create Verilog/SystemVerilog test benches and behavioral models, lead block- and...
- Focus: verification of AI accelerator designs simulation and validation of neural compute pipelines Tech: SystemVerilog UVM RTL Darwin Recruitment is acting as an Employment Agency in relation to this vacancy. Reece WaldonFull time
- Blue Origin is seeking a Senior AMS Design Verification Engineer to lead mixed‑mode verification and co‑simulation development. You will define the EDA environment, build Verilog/SystemVerilog test benches, and drive innovative verification strategies for analog and mixed...Relocation
$137.1k - $188.3k
...worldwide.OverviewJoin Dolby's Cinema Engineering team and help shape the future of cinematic... ...tradeoffs, and contribute to advanced verification environments supporting image and... ...RTL solutions using VHDL, Verilog, and SystemVerilog for FPGA IP blocks and subsystem-level...Full timeLocal areaWorldwideFlexible hours- ...Design Verification Engineer Location: Bay Area (Day1 onsite preferable) Client: Google, Facebook, Cisco, Intel Mandatory: UVM minimum 3 years of experience also share a write up along with the submission Must be proficient with: Building a test bench for a...
$125k - $291k
...Description: The Brain Interfaces SoC Department delivers chip... ...a team of exceptional engineers whose mission is to push the... ...circuit design to layout and verification. Other responsibilities include... ...verification with Verilog AMS and SystemVerilog Experience in design and...Full timeTemporary workFlexible hours- Job Description We are seeking a Senior Staff or Principal AMS Design Verification Engineer to lead the mixed‑mode design verification methodology. The... ...with analog and digital teams. Create Verilog/SystemVerilog test benches and behavioral models of analog and mixed...Permanent employmentTemporary workRemote workRelocation
$140k - $200k
...infrastructure - building a safer and more efficient world.The Industrial Autonomy Team is seeking a senior reliability and verification engineer to design the test frameworks and validation strategies proving our products for autonomy and physical AI customers are safe...Work experience placementLocal area- ...leading chiplet startup! As an Eliyan Principal Physical Design Engineer, you will be working at a fast-paced... .../IR drop analysis, and physical verification. You will also focus on developing and... ...through signoff and tapeout on complex SoCs Expert in architecture and package...Principal
- BDO USA, LLP is seeking an Assurance Senior in Third Party Attestation to lead the preparation of SOC 1/2/3, SOC for Cybersecurity, HITRUST, ISO, and related attestations. This role focuses on documenting, testing, and assessing internal controls across multiple industries...
- Conductor is seeking SoC architects to own the detailed SoC-level architecture of dies on the A-0 and A-1 wafer-scale systems. You will work with the architecture and ASIC design teams to create implementable specs and drive the execution of said implementations. Ideal...
$185k - $205k
...that the best way to solve complicated dynamic problems is collaboratively and respectfully. The Senior Systems Verification & Validation Engineer is responsible for demonstrating and ensuring robots are safe, robust, performant, and satisfy market/customer needs....Live inLocal area- BDO is seeking an Assurance Senior focused on Third Party Attestation to lead SOC and related attestation engagements. Responsibilities include planning examinations, documenting control environments, and supervising staff while applying professional standards across diverse...
$269k - $369k
...are the person product and engineering leadership call when an agent... ...completeness, and kill-switch verification, so it scales beyond any... ...them in HIPAA, FedRAMP, and SOC 2 environments.Expert fine-grained... ..., trusted by CISOs and principal engineers alike, and steady...PrincipalLocal areaRemote workWorldwideFlexible hoursShift work- BDO is seeking an Assurance Senior to lead Third Party Attestation engagements, including SOC and related standards. The role focuses on documenting, testing, and assessing client internal controls, while guiding staff and communicating results with clients. You will apply...
- Neuralink seeks an experienced analog/mixed-signal IC engineer to design and verify CMOS circuits for high-speed brain-machine interface SoCs. Responsibilities include circuit design, layout oversight, and analog verification with a focus on noise, distortion, and power...Full time
- Armanino LLP in San Francisco is looking for a qualified individual to oversee SOC examinations, HITRUST certifications, and ISO assessments. The ideal candidate will have a degree in Accounting or related fields, at least 2 years of public accounting experience, and expertise...Flexible hours
- ...HDR is seeking a Creative Principal and Art Director to lead brand strategy and drive innovative creative concepts. The role requires a minimum of 10 years of design experience and a strong portfolio. Key responsibilities include setting team vision, mentoring staff, and...Principal
- ...Senior Director, Principal Gifts About the Company Philanthropic organization supporting Indigenous culture & individuals Industry Non-Profit Organization Management Type Non Profit Founded 2017 Employees 11-50 Categories ~ Non-Profit & Philanthropy...Principal
$186k - $233k
Revolution Medicines is seeking an experienced Statistical Programmer with over 14 years in oncology trials. The role entails leading studies, collaborating with teams, and overseeing programming support for regulatory submissions in a dynamic environment. This opportunity...Principal- VC Stack in San Francisco is looking for a Principal-level investor to lead investment efforts and manage a team. This role requires at least 7 years of experience in venture capital, a proven track record of successful investments, and strong fundraising abilities. You...Principal
- ...Palo Alto Networks, Inc. is seeking a Sr. Principal Software Engineer to lead the development of groundbreaking SASE technologies. This role involves working closely with cross-functional teams to innovate and deliver impactful security solutions. The ideal candidate...Principal
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Principal SoC Verification Engineer - SystemVerilog / UVM, AMBA. Be the first to apply!
- principal network engineer San Francisco, CA
- civil engineer project manager San Francisco, CA
- principal security engineer San Francisco, CA
- principal engineer San Francisco, CA
- principal battery engineer San Francisco, CA
- principal infrastructure engineer San Francisco, CA
- director quality engineering San Francisco, CA
- senior civil engineer project manager San Francisco, CA
- senior chief engineer San Francisco, CA
- technical director engineering San Francisco, CA


