Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal ASIC Design Engineer - Chip Lead

CesiumAstro

Job Description

Job Description

Please Note:  To conform with the United States Government Space Technology Export Regulations, the applicant must be a U.S. citizen, lawful permanent resident of the U.S., conditional resident, asylee or refugee (protected individuals as defined by 8 U.S.C. 1324b(a)(3)), or eligible to obtain the required authorizations from the U.S. Department of State.

This position is with  Jariet Technologies, Inc. , a subsidiary of CesiumAstro. Jariet is developing breakthrough technologies to permit digital communications technology to be applied at micro/mm-Wave speeds using standard CMOS processes. Jariet is well positioned to provide ASIC products into emerging markets in multi-antenna beamforming communications systems and wireless infrastructure as well as digital deployments into microwave point-to-point links and radar systems. We are actively seeking passionate, collaborative, energetic, and forward-thinking individuals to join our team.

We are looking to add a Principal ASIC Design Engineer - Chip Lead for our next generation industry leading high speed mixed signal/DSP projects. We are specifically looking for someone with cradle-to-grave experience who knows all levels of large, high-speed communications chip design. The ideal candidate will have knowledge in all or most of the following areas: digital communications systems, DSP, ASIC microacrchitecture, analog IP integration, embedded processors, high level verification, RTL design with multiple asynchronous clock domains, timing analysis, DFT, backend flow, chip bring up, debug, lab testing, and transitioning a product from first sample through release to volume production.

JOB REQUIREMENTS AND MINIMUM QUALIFICATIONS
  • Master’s in Engineering with a minimum of 10 years of experience. 
  • Experience with the IC/ASIC development flow from concept through production release of silicon.
  • Experience in defining and using advanced front-end design flows from system simulation through RTL implementation, verification, synthesis, and interfacing with a backend team.
  • Experience in high speed analog block integration into digital logic.
  • The candidate must have a well-developed ability to analyze specifications at the architecture and micro-architecture level to identify design improvements.
  • Excellent program management, people management, and project tracking skills.
  • Experience with customer communications and marketing/sales interactions.
  • Experience with ASIC verification using random constraint coverage driven verification methodology like UVM, VMM, OVM or SPECMAN.
  • Fluency with Verilog and System Verilog, experience with synthesis, formal verification, and STA flow set up. Experience with low power design flows highly desirable.
  • Experience in DSP block implementation highly desirable.

CesiumAstro considers several factors when extending an offer, including but not limited to, the role and associated responsibilities, a candidate’s work experience, education/training, and key skills.  Full-time employment offers include company stock options and a generous benefits package including health, dental, vision, HSA, FSA, life, disability and retirement plans.  

CesiumAstro is an Equal Opportunity employer.  All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, disability, protected Veteran Status, or any other characteristic protected by applicable federal, state, or local law.

Please note: CesiumAstro does not accept unsolicited resumes from contract agencies or search firms. Any unsolicited resumes submitted to our website or to CesiumAstro team members will be considered property of CesiumAstro, and we will not be obligated to pay any referral fees.

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Principal ASIC Design Engineer - Chip Lead in Aliso Viejo, CA vacancy
  • $165k - $265k

     ...of enabling human life on Mars.SR. RTL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging...  ..., validation, product engineering, ASIC implementation). In this role, you will...  ...infrastructures around the globe. These chips are enabling connectivity in places it has... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Irvine, CA
    4 days ago
  • $165k - $260k

     ...the ultimate goal of enabling human life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience...  ...space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Irvine, CA
    6 days ago
  • $186k - $228k

    ResponsibilitiesMaxLinear is seeking a Senior Principal Digital Design Engineer to join our team. In this role, you...  ...technical leadership in the ASIC design team to develop and productize...  ...and well. We are a fabless system-on-chip product company, striving to improve... 
    Principal
    Work experience placement
    Live in

    MaxLinear

    Irvine, CA
    3 days ago
  • $200k - $300k

     ...Principal Physical Design Engineer RTL-to-GDSII Execution: Own physical implementation of System-on-Chips (SoCs) or complex digital blocks. Design Optimization: Manage floor-planning...  ...: 7+ to 15+ years of relevant ASIC physical design experience (depending on... 
    Principal

    Celero Communications, Inc.

    Irvine, CA
    3 days ago
  • $200k - $240k

     ...Principal Design-for-Test (DFT) Engineer ~ Irvine, CA Principal DFT Engineer Celero Communications is...  ..., high-volume production of complex ASIC and SoC products. What You Will Do...  ...Implement and verify MBIST, and other on-chip test features. Collaborate with... 
    Principal

    Celero Communications, Inc.

    Irvine, CA
    2 days ago
  • $165k - $260k

     ...with the ultimate goal of enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our...  ...space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Irvine, CA
    7 days ago
  • Principal ASIC Engineering Lead (Physical Design OR STA)Up to $230k base, + 30% bonus plus around $800k-$1.2m in stocks which vests over 4 years. Total first...  ...high-performance silicon? Have you delivered enough chips to recognize hidden issues in EDA reports before they... 
    Principal

    CyberCoders

    Irvine, CA
    7 days ago
  • $190k - $225k

     ...the Hermes64 RF SoC, are designed to enhance network energy...  ...talented team of over 100 engineers spread across four global...  ...looking for an experienced Principal Engineer/Manager to lead a small, high-impact team...  ...solutions in both FPGA and ASIC. You'll own everything from... 
    Principal

    GreenWave Radios™

    Irvine, CA
    12 days ago
  •  ...with the ultimate goal of enabling human life on Mars.FPGA/ASIC DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience...  ...in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Irvine, CA
    4 days ago
  • $150k - $250k

     ...optical connectivity and next-generation optical transceivers and modems. Celero is seeking a highly skilled and motivated ASIC Design Engineer to join our team and contribute to the development of advanced ASICs for high-speed optical communication systems. The ideal... 
    For contractors

    Celero Communications, Inc.

    Irvine, CA
    6 hours ago
  • $151k - $223.44k

     ...trends, Marvell is a place to thrive, learn, and lead. Your Team, Your ImpactAs a Principal, Digital IC Design Engineer at Marvell, you will join the DCE - Connectivity...  ...physical design, and systems to deliver complex ASICs that integrate cutting edge DSP algorithms,... 
    Principal
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Irvine, CA
    5 days ago
  •  ...Principal Design Validation & Test (DVT) Engineer Irvine, CA About The Role Celero is seeking an experienced Principal...  ...Validation & Test (DVT) Engineer to lead post-silicon validation for next-generation coherent DSP ASICs powering AI and hyperscale optical... 
    Principal

    Celero Communications, Inc.

    Irvine, CA
    2 days ago
  • $120.6k - $150k

    DescriptionWe are looking for Digital Design Engineer for design and development of...  ...have the capability to lead, design and develop circuits,...  ....Actively participate in chip level architecture definition...  ...depth hands-on experience in ASIC design flow: RTL coding, simulation... 

    Omnivision Technologies

    Irvine, CA
    7 days ago
  • $150k - $250k

     ...Senior to Principal SerDes Design Engineer roles Locations : Irvine, CA or San Jose, CA About the job We are looking for a SerDes Lead Designer, who is seeking an amazing opportunity delivering disruptive High Speed Interconnect Technology to power next generation... 
    Principal

    Celero Communications, Inc.

    Irvine, CA
    3 days ago
  • $200k - $300k

     ...Principal PLL Design Engineer About the job Are you a PLL Design Engineer, who is seeking an amazing opportunity delivering disruptive High Speed Interconnect Technology to power next generation AI? We are looking for a High-Speed CMOS PLL Analog Design Engineer... 
    Principal

    Celero Communications, Inc.

    Irvine, CA
    14 hours ago
  •  ...positioned to provide ASIC products into...  ...join our team. The Design Verification team is...  ...for a top talent, principal level, ASIC functional verification engineer. The position may also...  ...the development of leading edge verification...  ...cases for system, chip and block level verification... 
    Principal
    Permanent employment
    Full time
    Contract work
    Work experience placement
    Local area

    CesiumAstro

    Aliso Viejo, CA
    17 days ago
  •  ...goal of enabling human life on Mars.RFIC DESIGN ENGINEER (RFIC ENGINEERING)At SpaceX we’re...  ...infrastructures around the globe. These chips are enabling connectivity in places it has...  ...Work with system architects, modem/DSP and ASIC engineers to partition functions between... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Irvine, CA
    5 days ago
  • $175k - $250k

     ...UES, we're a team of more than 4,000 engineers, scientists, geologists, inspectors,...  ..., a UES company is seeking to add a Principal Remediation Practice Lead to support our offices in Long Beach...  ..., feasibility studies, pre design investigations, remedial design, remedial... 
    Principal
    Work at office
    Long distance

    UES

    Mission Viejo, CA
    3 days ago
  • $160k - $191k

    ResponsibilitiesMaxLinear is seeking a Principal Product Engineer to join our team. In this role, you...  ...will focus on the following:Own ICs from design release through qualification,...  ...and well. We are a fabless system-on-chip product company, striving to improve the... 
    Principal
    Work experience placement
    Live in

    MaxLinear

    Irvine, CA
    3 days ago
  • $170k - $210k

     ...dedicated to swiftly and efficiently designing, building, launching, and operating state...  ...Orbital is seeking an experienced Principal PCB Design Engineer to join our dynamic team. Reporting...  ...the Principal PCB Design Engineer will lead complex board‑level design efforts,... 
    Principal
    Permanent employment
    Work at office
    Local area
    Flexible hours

    Terran Orbital Corporation

    Irvine, CA
    8 days ago
  • $150.68k - $225.7k

     ...is a place to thrive, learn, and lead. Your Team, Your ImpactMarvell is...  ...highly motivated and experienced Principal Board Product Engineer to lead board-level product engineering...  ...as the technical bridge between ASIC development, hardware design, manufacturing, test engineering,... 
    Principal
    Permanent employment
    Contract work
    Internship
    Work from home

    Marvell

    Irvine, CA
    3 days ago
  • $175k - $195k

     ...subsystems, and complete laser-based production systems. As a Principal Optical Design Engineer within our Central Engineering organization in Irvine, CA...  ...development of high-precision optical systems. You will lead complex optical designs from concept through verification... 
    Principal
    Permanent employment
    Full time
    Work at office
    Visa sponsorship
    Work visa
    Relocation package

    Atotech

    Irvine, CA
    6 days ago
  • $300k - $400k

     ...Staff ASIC Engineer (Physical Design OR STA)Total package up to $400k (Base up to $200k + bonus + stock)Total first year realistic income $350-400...  ...with top-tier engineering teams to deliver next-generation chips?If you're excited about contributing to advanced AI/ML accelerators... 

    CyberCoders

    Irvine, CA
    5 days ago
  •  ...looking for highly skilled and efficient Constrained Random Design Verification engineers that want to verify new designs that can evolve rapidly...  .... This is a rare opportunity to be part of a team that leads products for a new line of devices . The candidate will... 
    Full time
    Local area
    Worldwide

    Broadcom Corporation

    Irvine, CA
    2 days ago
  •  ...Summary Apple’s wireless chip powers connectivity across every...  ...emphasis on highly energy-efficient design and new technologies that...  ...and Validation, and FW/SW engineering. As a Wireless SOC Design Verification...  ...taking at least one ASIC/SOC from concept through tape-... 
    Night shift

    Apple

    Irvine, CA
    3 days ago
  • $170k - $220k

     ...HybridDate Posted: 2026-07-16Arcadis is the world's leading company delivering sustainable design, engineering, and consultancy solutions for natural and built...  ...description:Arcadis is currently searching for a Principal Water Treatment Design Engineer/Manager to join our... 
    Principal
    Full time
    Part time
    Local area

    Arcadis

    Irvine, CA
    5 days ago
  • $183.09k - $256.57k

     ...Job Description Job Description Optical Engineer Job Details The Optical Engineer's function is to plan, design, analyze, communicate, and execute the optical...  ...precision optical system and subsystem design. • Lead optical sensitivity and Monte Carlo tolerance... 
    Principal
    Contract work

    Attalon, Inc.

    Tustin, CA
    2 days ago
  • $130.6k - $160k

    DescriptionKey Responsibilities:Design and implement sensor timing control logic...  ...-level integrationParticipate in chip-level architecture definition, including...  ...closely with CIS project leads and sensor digital/analog engineers for system integration and validationWork... 

    Omnivision Technologies

    Irvine, CA
    6 days ago
  • $101k - $162k

     ...Job Description: ASIC Verification Engineer High Speed Interconnect Product (HSIP) Group...  ...verification of communication ASICs with leading edge technologies and tools....  ...protocols. Understand chip architecture, microarchitecture and design specification. Develop advanced... 
    Local area

    Broadcom Corporation

    Irvine, CA
    5 days ago
  • $165k - $260k

     ...enabling human life on Mars.SR. FULL CHIP PHYSICAL VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re...  ...internet to millions of users worldwide. We design, build, test, and operate all parts...  ..., validation, product engineering, ASIC implementation). In this role, you... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Irvine, CA
    6 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal ASIC Design Engineer - Chip Lead. Be the first to apply!