Senior ASIC DFT Engineer for SoC Test
Watershed
Rivian is seeking an experienced DFT Engineer in the San Francisco Bay Area to design, implement, and verify advanced DFT solutions for complex SoCs. You will own DFT insertion, verification, timing constraints, and post-silicon support, collaborating with RTL, physical design, and productization teams. You will work with Scantors, MBIST/IP tests, ATPG, UPF, and mixed-signal DFT topics while using Perl/Python/Tcl to automate tests and data analysis. #J-18808-Ljbffr Watershed
Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC DFT Engineer for SoC Test in Palo Alto, CA vacancy
- Rivian Automotive is seeking a DFT Engineer in the San Francisco Bay Area to define, implement, and deploy advanced DFT methodologies across... .... You will own DFT insertion, verification, DRC checks, and test-coverage closure while collaborating with RTL, physical design,...Senior
- ...possible, with the ultimate goal of enabling human life on Mars.ASIC/SOC DFT ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our... ...internet to millions of users worldwide. We design, build, test, and operate all parts of the system - thousands of satellites...SuggestedPermanent employmentTemporary workWorldwideWeekend work
SpaceX
Palo Alto, CA1 day ago $175k - $280k
...enabling human life on Mars.SR. ASIC DFT ENGINEER (SILICON ENGINEERING)At... ...worldwide. We design, build, test, and operate all parts of the... ...yield optimization on complex SoCs or ASICsHands-on experience with... ...:Pay Range:DFT Engineer/Senior: $175,000.00 - $280,000.00/per...SeniorPermanent employmentTemporary workWorldwideWeekend workSpaceX
Palo Alto, CA2 days ago$136k - $218.5k
...world.We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If... ...for NVIDIA's GPUs, CPUs, LPUs, and SoCs at block level, cluster level, and full... ...equivalence checking/FV.Understanding of DFT logic and experience with DFT timing closure...SeniorFull timeNvidia
Santa Clara, CA3 days ago$168k - $264.5k
We are now looking for a Senior DFT Methodology Engineer! As a Senior DFT Methodology Engineer, you will architect and develop the test methodologies that make our next generation of silicon... ...10+ years of hands-on experience in SoC architecture, RTL design, and...SeniorFull timeNvidia
Santa Clara, CA5 days ago$168k - $264.5k
...choice to join us today. Design-for-Test Engineering at NVIDIA works on groundbreaking innovations... ...crafting creative solutions for DFT architecture, verification and post-silicon... ...system architecture, chip architecture, ASIC design, verification, CAD, VLSI, SW development...SeniorFull timeNVIDIA
Santa Clara, CA2 days ago$160k - $275k
...largest ML workloads for AGI. MatX is seeking a Silicon Design-For-Test (DFT) engineer to join our team as we create best-in-class silicon for high-... ..., and develop robust pattern porting flows from IP-level to SoC-level.Develop and maintain firmware loading flows for PHY...Daily paidFull timeWork experience placementWork at officeLocal areaRemote workMonday to FridayFlexible hoursMatX
Mountain View, CA2 days ago- Rivian is seeking an experienced DFT Engineer to define, implement, and deploy advanced Design-for-Test methodologies across RTL to post-silicon stages. You will own DFT... ...teams. The role requires 5+ years in DFT for SoCs, strong scripting skills, and hands-on experience...
- ...workloads with ultra high-speed inference.Senior Product, Test and Yield Enhancement Engineer — TaiwanAbout the RoleCerebras is... ....Partner closely with DFT, architecture, design, performance... ...processors, GPUs, CPUs or networking ASICs incorporating SRAM, DDR/DRAM or HBM...Senior
Cerebras Systems
Sunnyvale, CA1 hour ago $168k - $264.5k
We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented itself... ...choice to join us today. Design-for-Test Engineering at NVIDIA works on groundbreaking... ...of DFT IPs for our next-generation SoC products. You’ll help drive...SeniorFull timeNvidia
Santa Clara, CA2 days ago$160k - $275k
...seeking silicon micro-architects and design engineers to join our team as we create best-in-... ...estimation methodologies for AI accelerator SoCs.Build and calibrate energy models for... ...in SoC, AI accelerator, GPU, networking ASIC, or high-performance digital design.Strong...SeniorDaily paidFull timeWork experience placementWork at officeLocal areaRemote workMonday to FridayFlexible hoursMatX
Mountain View, CA2 days ago$168k - $264.5k
...on the world.Join NVIDIA's Design-for-Test Engineering team in Santa Clara, CA, where we are driven... ...to solve emerging challenges. As a Senior DFT - Silicon Validation Engineer, you will... ...lead early silicon validation for complex SoC or equivalent experience. Your tasks...SeniorFull timeShift workNvidia
Santa Clara, CA3 days ago$220.92k - $311.89k
...:Job Description: Intel’s AI SoC organization is driving innovation in next-generation ASICs for AI applications across edge and cloud. As a Senior Formal Verification Engineer, you will play a critical role... ...of complex features.Document test plans and lead technical...SeniorFull timeInternshipLocal areaImmediate startShift workIntel
Santa Clara, CA4 days ago- ...Senior Hardware Test Engineer Responsible for developing and overseeing SoC test strategy, interacting with manufacturing partners, writing and implementing ATE programs... .... Strong knowledge and development of DFT techniques implemented in silicon that provide...Senior
InterSources
Santa Clara, CA1 day ago $168k - $264.5k
...world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation... ...experienceBackground with building block and SoC level testbench utilizing strong... ...verification is a plusExperience in netlist and DFT verification is a plusPerl/Python and C...SeniorFull timeNvidia
Santa Clara, CA4 days ago$136k - $218.5k
...actively searching for talented Senior Verification Engineers to ensure the integrity and... ...of our industry-leading SoCs and GPUs. Joining this team... ...: As a key member of our ASIC Verification team, you will... ...hardware-software co-verification tests. ~ Deep domain knowledge...SeniorFull timeNVIDIA
Santa Clara, CA1 day ago- ...growing, young, energetic global IT-Engineering services company with clients... ...hearing from you! Job Title: DFT Engineer Location: (Remote / Hybrid... ...and executing robust Design-for-Test strategies for high-performance SoCs/ASICs. You will work closely with front...Full timeContract workPart timeLocal areaRemote work
MatchPoint Solutions
Atherton, CA5 days ago $160k - $230k
...DFT Engineer - Verification Who we are: We are a stealth... ...What we need: A Senior DFT Verification Engineer... ..., and quality of ASIC DFT logic. This role focuses... ...recommended pre-silicon test cases for MBIST and... ...patterns, especially at SOC level, along with manufacturing...Remote workEntrada Ventures
Palo Alto, CA2 days ago$163k - $236k
...specification and interacting with design engineers to identify important... ...and corner-cases.Debug tests with design engineers to deliver... ...RTL using SystemVerilog/UVM for ASICs.Preferred qualifications:Master... ...Experience with three or more SoC projects/cycles and verifying...SeniorWorldwideGoogle
Sunnyvale, CA2 days ago$168k - $264.5k
As a Senior DFT Engineer - Post-Silicon , you will take pioneering DFT capabilities beyond implementation—connecting silicon behavior, test data, and product learning to deliver robust, production-ready DFT solutions for NVIDIA’s most advanced chips.NVIDIA has continuously...SeniorFull timeNvidia
Santa Clara, CA1 day ago- ...is seeking a Sr Silicon Bring-Up and Integration Engineer to lead bring-up and validation of complex ASICs/SoCs. You will write low-level C/C++ and Python tooling... ...requires coordinating across ASIC/firmware/board/test teams, and is based onsite in San Diego, Kent, WA,...SeniorTemporary workRemote work
- Palo Alto Networks, Inc. is seeking a Senior/Lead ASIC Emulation Engineer to drive emulation architecture, verify complex SoCs, and bridge hardware design with software bring-up. You will collaborate with Design, Verification, and Software teams, build scalable emulation...Senior
$168k - $264.5k
...to join us today.Design-for-X Engineering at NVIDIA works on groundbreaking... ...use cases in manufacturing testing on some of the industry's most... ...chips.What you'll be doing:As a senior member in our team, you will work on innovating in the DFT Power, Thermal & Voltage Noise...SeniorFull timeNvidia
Santa Clara, CA2 days ago$183k - $247.6k
...Amazon Devices team designs and engineers high-profile consumer... ...emulation bring up environment for ASIC and system level emulation. You... ...relevant scripts, debugging code, test benches, test harnesses, and... ...emulation models for complex SOC designs• Develop and maintain...SeniorWork experience placementLocal areaFlexible hoursAmazon
Sunnyvale, CA2 days ago$150k - $185k
...also leveraging its commercial self-driving software to develop, test and deploy autonomous capabilities for the U.S. Department of... ...companies in the space.We are looking for a mechanical analysis & test engineer (FEA/CAE) to join us and develop autonomous hardware.In this...SeniorTemporary workWork at officeVisa sponsorshipFlexible hoursKodiak Robotics
Mountain View, CA5 days ago- NVIDIA in Santa Clara is seeking an ASIC Timing Engineer to drive timing analysis and closure for GPUs, CPUs, LPUs and SoCs. You will work with RTL, DFX, clocks teams to devise timing strategies and implement ECOs. We value hands-on STA, timing convergence, and power optimization...SeniorFull time
$136.88k - $205k
...Team, Your ImpactThe Principal Test Engineer role offers Technical... ...PerformanceCollaborate closely with DFT, DFM and Design teams to... ...Technical Leadership on Complex SoC/ASIC/analog Test ProgramsStrong Hands... ...Yield/Quality Data to Senior Leadership and Customers Demonstrates...Permanent employmentFull timeInternshipWork from homeMarvell
Santa Clara, CA4 days ago$136k - $218.5k
NVIDIA is seeking an exceptional Senior SoC ASIC Verification Engineer to confirm the functionality of the world’s most powerful AI-enabled SoCs. These SoCs power self-driving cars, gaming consoles, and automated machines. NVIDIA operates as a “learning machine,” constantly...SeniorFull timeWorldwideNvidia
Santa Clara, CA5 days ago$160.36k - $291.15k
...Price, and other leading investors.About the TeamThe Systems Engineering team is responsible for the requirements, architecture, and... ...the checkpoints for autonomy deployment.About the RoleThe Senior Systems Test Engineer (STE), Autonomy Behavior role is responsible for...SeniorWork experience placementImmediate startFlexible hoursNuro
Mountain View, CA4 days ago- ...Hewlett Packard Enterprise invites a Senior ASIC Verification Engineer to join our dynamic team in Sunnyvale, CA on a hybrid schedule requiring ~2... ...You will design, verify and validate VLSI blocks, build test benches in SystemVerilog/UVM, and collaborate with logic...SeniorWork at office
Hewlett Packard Enterprise Company
Sunnyvale, CA3 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior ASIC DFT Engineer for SoC Test. Be the first to apply!
Related searches
- senior business development Palo Alto, CA
- senior devops engineer remote Palo Alto, CA
- senior information technology project manager Palo Alto, CA
- senior vmware engineer Palo Alto, CA
- sr electrical engineer Palo Alto, CA
- sr marketing manager Palo Alto, CA
- senior IT support specialist Palo Alto, CA
- senior dynamics crm developer Palo Alto, CA
- senior development executive Palo Alto, CA
- senior analytical scientist Palo Alto, CA