Formal Verification Engineer
Voltai, Inc
About Voltai
Voltai is developing world models, and agents to learn, evaluate, plan, experiment, and interact with the physical world. We are starting out with understanding and building hardware; electronics systems and semiconductors where AI can design and create beyond human cognitive limits.
About the Team Backed by Silicon Valley's top investors, Stanford University, and CEOs/Presidents of Google, AMD, Broadcom, Marvell, etc. We are a team of previous Stanford professors, SAIL researchers, Olympiad medalists (IPhO, IOI, etc.), CTOs of Synopsys & GlobalFoundries, Head of Sales & CRO of Cadence, former US Secretary of Defense, National Security Advisor, and Senior Foreign-Policy Advisor to four US presidents. About this Role
In this role, you'll build formal proofs of design correctness using model checking, property verification, and equivalence analysis. You'll collaborate closely with RTL, verification, and ML research teams to develop hybrid formal engines that reason about AI-generated hardware at scale. You'll define formal properties, automate assertion synthesis, and build systems that verify at the speed of thought. You might thrive if you have 5+ years of experience in
Voltai is developing world models, and agents to learn, evaluate, plan, experiment, and interact with the physical world. We are starting out with understanding and building hardware; electronics systems and semiconductors where AI can design and create beyond human cognitive limits.
About the Team Backed by Silicon Valley's top investors, Stanford University, and CEOs/Presidents of Google, AMD, Broadcom, Marvell, etc. We are a team of previous Stanford professors, SAIL researchers, Olympiad medalists (IPhO, IOI, etc.), CTOs of Synopsys & GlobalFoundries, Head of Sales & CRO of Cadence, former US Secretary of Defense, National Security Advisor, and Senior Foreign-Policy Advisor to four US presidents. About this Role
In this role, you'll build formal proofs of design correctness using model checking, property verification, and equivalence analysis. You'll collaborate closely with RTL, verification, and ML research teams to develop hybrid formal engines that reason about AI-generated hardware at scale. You'll define formal properties, automate assertion synthesis, and build systems that verify at the speed of thought. You might thrive if you have 5+ years of experience in
- JasperGold , VC Formal , or similar formal verification tools
- Assertion-based verification (SVA)
- Model checking and property decomposition
- Equivalence checking , abstraction refinement , and formal coverage
Vacancy posted 16 hours ago
Similar jobs that could be interesting for youBased on the Formal Verification Engineer in Palo Alto, CA vacancy
$140k - $220k
...availability. We build the full stack—from silicon and rack design through compilers, kernels, and ML models. We are seeking a Formal Verification Engineer to bring rigorous mathematical guarantees to our hardware and software at every layer of the stack. What You'll Do Here...SuggestedWork experience placementLocal areaRemote workMonday to FridayFlexible hoursShift workMatX
Mountain View, CA16 hours ago- .... About This Role In this role, you’ll build formal proofs of design correctness using model checking, property verification, and equivalence analysis. You’ll collaborate... ...and ML research teams to develop hybrid formal engines that reason about AI‑generated hardware at...Suggested
Voltai
Palo Alto, CA4 days ago - ...things they love with their devices. Learn from the best Formal Verification team in the world and acquire experience being at the center... ...customers quickly. Description As a formal verification engineer working the complete formal verification for single or...Suggested
Apple
Cupertino, CA16 hours ago $120k - $225k
...Design Verification Engineer We're hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs... ...and advanced stimulus generation techniques. Exposure to formal verification methods and tools. Familiarity with power-...SuggestedMythic
Palo Alto, CA16 hours ago- ...generation tools for silicon design by combining deep verification expertise with modern AI systems. As a Senior Verification Engineer, your role isn't just verifying chips but... .... Bonus Skills Experience with formal verification, co-simulation or stimulus...Suggested
Voltai, Inc
Palo Alto, CA16 hours ago $120k - $250k
...ASIC/SOC Silicon Verification Engineer Mountain View, CA MatX's mission is to make the world's best AI models run as efficiently as allowed... ...-based verification (ABV); experience and comfort with formal and simulated verification are required Production experience...Full timeWork experience placementLocal areaRemote workMonday to FridayFlexible hoursMatX
Mountain View, CA16 hours ago$175k - $215k
...schedule and you will report to a Silicon Engineering Lead. Responsibilities Partner with... ...specifications into comprehensive, scalable verification plans Drive the development of... ...Familiarity with power‑aware verification (UPF), formal verification, or hardware‑software co‑...Waymo
Mountain View, CA2 days ago$237k - $296k
...Role Summary We are seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team. You will be... ...Verification (CDV) to reach aggressive functional targets. Apply Formal Verification (SVA) to exhaustively prove corner cases in...Full timeContract workTemporary workPart timeLocal areaShift workNight shiftRivian
Palo Alto, CA11 hours ago- ...leading public companies and thriving start-ups in need of Verification Engineers. Lets talk about what you want next! Job Description Here, you... ...& philosophy. Even better if you also have knowledge of formal, hardware acceleration. You should be an outstanding teammate...Relocation package
EE Recruiters
Santa Clara, CA16 hours ago $167.1k - $250.7k
...Design Verification Engineer As a Design Verification Engineer, you will work with Chip Architects to validate the concepts of CPU and SOC... ...performing CPU Verification. Advance techniques such as: Formal, Assertions, and Silicon bringup, is helpful. In-depth knowledge...Work experience placementQualcomm
Santa Clara, CA16 hours ago$103.9k - $140.6k
...Verification And Validation Engineer Aeva's mission is to bring the next wave of perception to a broad range of applications from automated driving to industrial robotics, consumer electronics, consumer health, security, and beyond. Aeva is transforming autonomy with...Flexible hoursAeva, Inc
Mountain View, CA2 days ago$200k - $350k
...citizens, U.S. permanent residents, asylees, or refugees) per 22 CFR 120.62. About The Role Own block‑level and SOC‑level Performance verification and correlation, debug for our AI accelerator silicon. Work with chip‑design and software teams driving DensityAI's AI...Permanent employmentH1bVisa sponsorshipWork visaDensityAI
Mountain View, CA16 hours ago- ...and Oracle. The Person We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive... ...verification, power‑aware verification (UPF), or formal verification Familiarity with FPGA/HAPS‑based validation and...
AMD
Santa Clara, CA16 hours ago - ...system. Job Description We are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The... ...Ethernet, HBM, GDDR, DDR, MMU, Cache). Familiar with C/C++. Formal Verification (Model Checking, Equivalence Checking). Excellent...Work at office
Baidu
Sunnyvale, CA16 hours ago $200k - $400k
...Overview Senior Design Verification Engineer Job Summary We are seeking a Senior Design Verification Engineer to help verify and deliver next... ..., Ethernet, or other high-speed interfaces. Experience with formal verification, emulation, FPGA prototyping, or post-silicon validation...Permanent employmentTemporary workActalent
Santa Clara, CA4 days ago- ...ASIC BU: SoC/ASIC RTL Design, UVM based verification, Emulation, FPGA based validation, DFT,... ...root causes, and collaborate with design engineers to resolve issues. Drive functional and... ...with assertion-based verification (SVA), formal verification, and verification automation...
Prodapt
Sunnyvale, CA16 hours ago $115k - $268k
...semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems.... ...directly and will not be liable for fees unless a formal agreement is in place. Note: Please ensure you apply through...Contract workVentana Micro Systems
Cupertino, CA2 days ago- ...Mountain View, CA, USA Full Time Role Highlights Perl Prompt Engineering UVM Regression Startup Electronics Tools, Libraries and Frameworks... ...and requires collaboration with a team to achieve verification closure. Required Qualifications and Skills Candidates require...Full timeNight shift
Towards AI, Inc.
Mountain View, CA3 days ago $106.4k - $172.15k
...Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation... ...work on diverse platforms including simulation, emulation, formal verification, and silicon validation. Office-based employees...Work at officePalo Alto Networks
Santa Clara, CA2 days ago$92k
...is looking for a highly talented and self- motivated Design Verification Engineer to join it in advancing the technological world through innovation... ...evaluation and adoption of new verification methodologies, formal verification techniques, and EDA tools. Gate-Level...Full timeLocal areaHcltech
Sunnyvale, CA16 hours ago$135k - $155k
...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the...Permanent employmentTemporary workWorldwideWeekend workSpaceX
Palo Alto, CA1 day ago- ...Responsibilities Develop FPGA Design Verification tests, and test plans Review Detailed Design specifications for logic to be tested Execute... ...failures, write bug reports Work with IP vendors and Design engineers to resolve bugs Desired Skills and Experience Expertise in...
Winmax Systems
Menlo Park, CA16 hours ago $200k - $330k
...Description About the role We're looking for a experienced Design Verification engineer with at least 5 years of pre-silicon verification experience... ...domains within verification as needed ~(Optional) RISC-V, formal verification, emulation platforms (Palladium, Veloce, or...H1bVisa sponsorshipWork visaFlexible hoursNight shift$215k - $300k
...people - move around the planet. We are a team of mission-driven engineers with experience across aerospace, robotics and self-driving cars working to make this future a reality. As a Sr. FPGA Verification Engineer at Reliable Robotics, you will be a part of the...Permanent employmentCasual workReliable Robotics Corporation
Mountain View, CA4 days ago$132.3k - $198.45k
...connected future. About The Team The team comprises a group of engineers committed to the validation and enhancement of autonomy at... ...Professional background in vehicle validation, autonomous systems verification, or a comparable engineering field. Proven capability to...Odd jobImmediate startNuro
Mountain View, CA11 hours ago$120k - $243k
...ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you will primarily work from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help...Work experience placementWork at officeLocal areaImmediate startHewlett Packard Enterprise Development LP
Sunnyvale, CA9 days ago$119.8k - $179.6k
...You will be a versatile and hands‑on Robotics Test Engineer. This is not a siloed testing role; you will work at the... ...performance and reliability testing, and system‑level verification and validation against formal requirements Lead debugging and root cause analysis...Full timeLocal area1x Technologies As
Palo Alto, CA16 hours ago- ...Job Title: Design Verification Engineer (Data Fabric Verification Engineer) Location: Sunnyvale, CA & Austin, TX Duration: Long term Experience... ...or the likes. Exposure to RTL design, software development, formal verification, or other related domains. Good understanding...
I-Flow
Sunnyvale, CA16 hours ago - ...Job Description Job Description Analog/Mixed-Signal Verification Engineer focusing on high-performance analog-to-digital and digital-to-analog converters. Job responsibilities include the verification of analog and mixed-signal designs for high performance data converters...
Omni Design Technologies
Milpitas, CA13 days ago - ...We are seeking a versatile and hands-on Robotics Test Engineer to join our new, high-impact test team. This is not a traditional... ...to push our systems to their limits. System-Level Verification & Validation against formal requirements. Lead the debugging and root cause...Full timeWork at office
1x Technologies As
Palo Alto, CA16 hours ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Formal Verification Engineer. Be the first to apply!
Related searches
- validation consultant Palo Alto, CA
- computer system validation engineer Palo Alto, CA
- validation specialist Palo Alto, CA
- verification engineer Palo Alto, CA
- senior design verification engineer Palo Alto, CA
- verification & validation engineer Palo Alto, CA
- validation engineer Palo Alto, CA
- cpu verification engineer
- analog mixed signal ams verification engineer
- process validation engineer