Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

SoC Chip Lead

Lattice Semiconductor

Lattice Overview

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality. Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Job Description

We are looking for a senior SoC Chip Lead to join our San Jose office.

Key Responsibilities

  • Lead development of MCMs with FPGA and ASSPs utilizing 2.5D/3D advanced packaging technologies and chiplet-based architectures across multiple program generations
  • Own chip tapeout and chip signoff with full accountability for chip quality
  • Drive cross-functional technical leadership across multiple sites; translate product requirements into clear priorities, tradeoffs, and execution paths
  • Partner with architects, RTL engineers, and software teams to evaluate architecture tradeoffs and drive hardware design decisions across the SoC
  • Lead cycle-approximate performance modeling to enable architectural exploration ahead of RTL availability and accelerate early software development
  • Quantify system-level tradeoffs across compute, memory bandwidth, and on-chip interconnect to shape reference architectures and inform long-term silicon strategy
  • Own system-level debug spanning floor-planning, power distribution, clocking, timing closure, and SI/PI
  • Engage with leading IP vendors to define and execute the IP roadmap; conduct competitive benchmarking
  • Present project status and technology roadmaps to executive leadership, with a focus on new growth markets and opportunities
  • Apply agentic AI methodologies to scale and accelerate design execution

Required Qualifications

  • BS/MS/PhD in Electrical or Computer Engineering with 20+ years of FPGA/SoC design experience
  • Established track record leading programs from concept to tape-out and production release
  • Expertise in SystemVerilog, synthesis, and static timing analysis
  • Deep expertise across SoC domains including High-speed interfaces, System Interconnects, Processor subsystems, and 2.5D/3D packaging and chiplet-based architectures
  • Own system-level functional and performance modeling across SoC subsystems, ensuring RTL correlation and supporting emulation-based pre-silicon validation
  • Define and own DFx methodology including scan, BIST, and manufacturing test from IP to chip level
  • Experience debugging complex use cases through verification, emulation, and system validation
  • Demonstrated ability to lead and grow geographically distributed, cross-functional engineering teams
  • Strong written and oral communication skills with a history of executive-level presentations

Pay & Benefits

Consistent with Lattice Semiconductor values and applicable law, we provide the following information to promote pay transparency and equity. We have a market-based pay structure which varies by location. Please note that the base pay range is a guideline, and our compensation range reflects the cost of labor in the U.S. geographic market based on the location of the role. Pay within these ranges varies and depends on job-related knowledge, skills, and relevant work experience. For candidates who receive and offer, the starting salary will vary based on various factors including, but not limited to, such qualifications as, skill level, competencies, and work location. The range provided may represent a candidate range and may not reflect the full range for an individual tenured employee.

Base Pay Range 248400

In addition to base pay, this role may be eligible for variable/ incentive compensation and/ or equity.

In addition, this role is eligible for a comprehensive, competitive benefits package which may include healthcare and retirement plans, paid time off, and more!

Additional Information

This position requires a successful background and reference checks and satisfactory proof of your right to work in the United States.

Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry.

Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry.

Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions. Our global workforce, some 1,000 strong, shares a total commitment to customer success and an unbending will to win.

For more information about how our FPGA, CPLD and programmable power management devices help our customers unlock their innovation, visit

You can also follow us via Twitter, Facebook, or RSS.

Applications are welcome from all qualified candidates.

As an E-Verify employer, we use this system to confirm the employment eligibility of all new hires in accordance with federal law. All applicants will be required to complete a Form I-9, Employment Eligibility Verification, upon hire. We do not use E-Verify to pre-screen job candidates and will comply with all E-Verify regulations.

Core Values

At Lattice, our core values aren’t just something we look for in candidates – they’re something we actively cultivate and live by every day.

GROWTH We foster a culture where everyone strives for continuous learning and development. We challenge ourselves to boldly deliver exceptional growth and value for customers and shareholders.

RELIABILITY Our customers trust us to deliver, and we take that responsibility seriously. By committing ourselves to dependable supply, support, and solutions, we build strong collaboration that lasts and thrives.

EXECUTION Innovation turns great ideas into results. Together, we create differentiated products and solutions through disciplined planning, decisiveness, and timely delivery with uncompromising quality.

ACCOUNTABILITY We own our actions and outcomes: holding ourselves to the highest standards, agilely adapting to change, delivering on our commitments, and empowering each other to drive our success.

TRANSPARENCY Openness builds trust. We lead with integrity and candor, facing hard facts and embracing tough conversations with clear communication, decisive action, and open honesty at every level.

About Lattice

Lattice is strengthening its leadership in compute, communications, industrial, and embedded markets - underscored by multiple award wins that recognize its innovation, leadership, workplace culture, and collaboration-driven solutions.

Lattice Semiconductor (NASDAQ: LSCC) is the low power programmable leader. For over 40 years, Lattice has driven innovation in the semiconductor industry.

Our compact, power-efficient field programmable gate arrays (FPGAs) are essential to building a secure, intelligent, and connected world.

Lattice is the #1 supplier of small FPGAs worldwide, with the largest installed base in the industry.

Our solutions are trusted by over 11,000 customers globally, spanning the compute, communications, industrial, and embedded markets.

Founded in 1983 in Oregon’s Silicon Forest, Lattice has grown into a global leader with a passionate team dedicated to pushing the boundaries of programmable logic and fostering a culture of innovation.

Headquartered in Portland, Oregon with major operations in San Jose, California, Shanghai, China, and Manilla, Philippines.

#J-18808-Ljbffr

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the SoC Chip Lead in San Jose, CA vacancy
  • NVIDIA is seeking a Full-Chip RTL Integration Engineer to join the Advanced Technology Group. You will lead RTL integration of IPs into complex ASIC/SoC designs, drive system-level integration, and ensure design closure. Apply your SystemVerilog/UVM experience, DFT knowledge... 
    Suggested

    NVIDIA

    Santa Clara, CA
    2 days ago
  • NVIDIA is seeking a Chip Lead in Santa Clara, CA to serve as the technical lead for silicon programs, ensuring technical integrity. The role involves partnering across various functions to resolve technical issues and guiding the integration of features. Ideal candidates... 
    Suggested
    Flexible hours

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $232k - $368k

     ...We work closely across functions to deliver chips that change what is possible.NVIDIA’s Silicon Co-Design Group is hiring a Chip Lead to serve as the technical lead for one of our...  ....Strong end-to-end understanding of SoC and ASIC architecture, with recognized expertise... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $232k - $368k

    NVIDIA is seeking an outstanding SoC Verification Engineer to serve as a Person-in-Charge...  ...-enabled SoC designs in the world. These chips power data center AI infrastructure, AI client...  ...leadership with clear mitigation plans.Lead risk identification and mitigation... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $182.36k - $273.2k

     ...Marvell is a place to thrive, learn, and lead. Your Team, Your ImpactMarvell’s Optical DSP...  ...of semiconductor technology, developing chips in TSMC advanced process nodes. We are a global...  ..., high-speed SerDes, DSP datapath, and SoC architecture· Proactively identify... 
    Suggested
    Permanent employment
    Full time
    Work from home

    Marvell

    Santa Clara, CA
    3 days ago
  •  ...excited to welcome highly talented Physical Design Architects and Chip Leads to join our Cadence Performance Solutions Group (PSG). Working...  ...Design and Design for Test teams, driving complex customer SoC projects from RTL or Netlist to GDS. These critical SoCs are targeted... 
    Full time

    Cadence Design Systems

    San Jose, CA
    3 days ago
  • NVIDIA in Santa Clara, CA is seeking a Full-Chip RTL Integration Engineer to join the Advanced Technology Group. You will lead RTL integration of IPs into complex ASIC/SoC designs, owning clocking, reset, address mapping, and power domain integration while ensuring design... 

    NVIDIA Corporation

    Santa Clara, CA
    2 days ago
  • $192k - $278k

    Lead the definition of power requirements for Tensor mobile System-on-Chips (SoCs) to achieve Power-Performance-Area (PPA) with a primary focus on the memory subsystem (memory controller, DDRPHY, DRAM).Own and drive cross-functional teams to deliver on power Key Performance... 
    Worldwide

    Google

    Mountain View, CA
    4 days ago
  • $180.64k - $261.58k

     ...-frequency and high-density power converters for Al processors and data centers applications. We are seeking a Principal Power IC Chip Lead to spearhead the development of our next generation of products. In this role, you will be responsible for architecting, designing... 
    Permanent employment
    Full time
    Work at office
    Day shift

    Analog Devices

    Milpitas, CA
    4 days ago
  •  ...Overview Job Title: SOC Lead Location: San Jose, CA SOCLead engineer based out of our San Jose, below is the JD for the same - we need a person with around 5-10years of relevant experience Responsibilities Monitor security alerts from various security tools (SIEM, DLP... 

    Diligent Tec, Inc

    San Jose, CA
    3 days ago
  •  ...diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: As ASIC Director - Chip Lead in our Product Development team, you will be responsible for providing technical leadership to one or more Adaptive & Embedded... 

    AMD

    San Jose, CA
    1 day ago
  •  ...Ampere Computing LLC is seeking a Distinguished Emulation & FPGA Prototyping Verification Engineer to lead SoC emulation verification and FPGA prototyping for server-class AI cloud-native processors. You will drive verification strategies, develop test content, and collaborate... 

    Ampere Computing LLC

    Santa Clara, CA
    1 day ago
  •  ...Velaura is seeking an experienced RTL Lead to drive the implementation of our next-generation Physical AI SoC. The role blends architectural influence with hands-on technical leadership, collaborating with system architects, AI architects, performance modelers, and software... 

    Velaura AI, Inc.

    Santa Clara, CA
    1 day ago
  • $397.8k

    We are seeking an experienced SoC Interconnect Technology Team Lead to drive the architecture, design, and execution of next-generation coherent and non...  ...or heterogeneous compute systems.Exposure to network-on-chip (NoC) design methodologies and tools.Experience with... 
    Work at office
    Local area
    Night shift

    ARM

    San Jose, CA
    3 days ago
  • NVIDIA Corporation seeks an outstanding SoC Verification Engineer to lead verification efforts within the SoC Verification (SoCV) team. You will guide the primary PIC across all verification workstreams for AI-enabled SoCs powering data center AI, autonomous vehicles, and... 

    NVIDIA Corporation

    Santa Clara, CA
    3 days ago
  •  ..., CA is seeking a Share TPU Design Verification Engineering Lead to drive IP/SoC functional verification across cross‑functional teams. The role...  ..., and defining verification strategies for multiple chips. The position requires in‑person interviews in many cases and... 

    Google LLC

    Mountain View, CA
    3 days ago
  • Bharat Semi in Santa Clara, CA seeks a visionary Digital CPU Architect to lead core computing architecture for next‑generation sensor processing SoCs, defining micro‑architectures for ultra‑low‑power edge AI and real‑time signal conditioning while balancing performance,... 

    Bharat Semi

    Santa Clara, CA
    2 days ago
  • $220.92k - $311.89k

     ...adaptability. Our Loihi series of research chips pioneered event-driven, sparse, and...  ...grows, we are seeking a front-end silicon lead to manage both the design and verification...  ...and accelerator architectures, plus strong SoC integration experience including high-speed... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $240k - $333k

    Define the SoC limits management by integrating hardware triggers, firmware policies, and software mitigations to protect silicon health.Lead cross-functional teams to standardize critical mitigation features, including Power Telemetry, Estimators, and Droop Detectors,... 
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $200k - $275k

     ...and X.Principal AI Accelerator Architect Lead Boston, MA; San Jose, CA Team: MicroAI Role...  ...represented, computed, and executed within a chip under stringent power, latency, and...  ...architecture decisions across multiple projects and SoC generations. Minimum Qualifications PhD or... 
    Permanent employment
    Full time
    Work at office
    Day shift

    Analog Devices

    San Jose, CA
    3 days ago
  •  ...Overview We are looking for a CAD Back-end Lead to build, integrate, and support the...  ..., hierarchical, subsystem-level, and full-chip physical implementation. Integrate EDA...  ...flows across multiple successful ASIC or SoC programs. Experience integrating EDA tools... 
    Full time

    Velaura AI

    Santa Clara, CA
    20 days ago
  • $196k - $310.5k

     ...planning and on-time execution of Nvidia's new chip bringup effort, from pre-silicon through...  ...ambitious NPI and production schedules. Lead post-action reviews and convert learnings...  ...site technical programs in semiconductor, SoC, or system/platform development. Proven... 

    NVIDIA

    Santa Clara, CA
    18 hours ago
  • $237.5k - $286k

     ...Principal PCIe Subsystem RTL lead TylSemi, Inc. San Jose, California, United States...  ...problem: how do you connect hundreds of chips, deliver clean power at scale, and move terabits...  ...lead for next generation chiplet based SoCs for High-performance Compute and AI silicon... 
    Remote work
    Shift work

    TylSemi, Inc.

    San Jose, CA
    1 day ago
  •  ...Inc. seeks a visionary verification expert to architect and scale robust verification infrastructures for complex IP and SoC projects. You will lead hands-on verification efforts, mentor junior engineers, and collaborate with global teams to standardize best practices in... 

    Synopsys, Inc.

    Sunnyvale, CA
    4 days ago
  • $133.5k - $183.5k

     ...that are at the foundation of virtually every new semiconductor chip and advanced display in the world. The equipment that we create...  ...boundaries of what is possible—while learning every day in a supportive leading global company. Visit our Careers website to learn more. At... 
    Full time

    Applied Materials

    Santa Clara, CA
    1 day ago
  • $193k - $391k

     ...impactful solutions for our customers.The Product Development Team (PDT) Lead for Architecture Projects plays a critical role in driving...  ...programs involving DRAM, memory systems, storage, ASIC, SoC, modules, platforms, or similar technologiesStrong understanding... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    5 days ago
  • $195k - $268k

     ...materials engineering solutions used to produce virtually every new chip and advanced display in the world. We design, build and service...  ...of what is possible—while learning every day in a supportive leading global company. Visit our Careers website to learn more. At Applied... 
    Full time

    Applied Materials

    Santa Clara, CA
    1 day ago
  •  ...designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to...  ...part of a collaborative team delivering advanced IP used across SoCs.THE PERSON:The successful candidate brings analytical and problem... 

    AMD

    Santa Clara, CA
    4 days ago
  • $193.3k - $261.5k

    Annapurna Labs stands at the forefront of hardware/software co-design, leading innovation not just within Amazon Web Services (AWS) but across...  ...model execution across our custom ASIC-based ML Accelerator chips.Working at the intersection of hardware and software, you'll... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  • $115.2k - $172.8k

    Onto Innovation is a leader in process control, combining global scale with an expanded portfolio of leading-edge technologies that include: 3D metrology spanning the chip from nanometer-scale transistors to micron-level die-interconnects; macro defect inspection of... 
    Permanent employment
    Full time

    Onto Innovation

    Milpitas, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to SoC Chip Lead. Be the first to apply!